






BOM NUMBER	BOM NAME	BOM OPTIONS
685-0067	COMMON PARTS,MLB, J45	J45_COMMON
985-0045	DEV BOM,MLB, J45	J45_DEVEL : ENG
639-4822	PCBA,MLB,BETTER,8G HYN, J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER, RAM:HYNIX_1600_S
639-4823	PCBA,MLB,BETTER,16G HYN, J45	BASE_BOM,DEVEL_BOM,CPU_CRW: BETTER, RAM:HYNIX_1600
639-4828	PCBA,MLB,BETTER,8G ELP, J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER, RAM:ELPIDA_1600_S
639-4829	PCBA,MLB,BETTER,16G ELP, J45	BASE_BOM,DEVEL_BOM,CPU_CRW: BETTER, RAM:ELPIDA_1600
639-4834	PCBA,MLB,BETTER,8G MIC, J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER, RAM:MICRON_1600_S
639-4835	PCBA,MLB,BETTER,16G MIC, J45	BASE_BOM,DEVEL_BOM,CPU_CRW: BETTER, RAM:MICRON_1600
639-4840	PCBA,MLB,BEST,8G HYN, J45	BASE_BOM,DEVEL_BOM,CPU_CRW: BEST, RAM:HYNIX_1600_S
639-4841	PCBA,MLB,BEST,16G HYN, J45	BASE_BOM,DEVEL_BOM,CPU_CRW: BEST, RAM:HYNIX_1600
639-4846	PCBA,MLB,BEST,8G ELP, J45	BASE_BOM,DEVEL_BOM,CPU_CRW: BEST, RAM:ELPIDA_1600_S
639-4847	PCBA,MLB,BEST,16G ELP, J45	BASE_BOM,DEVEL_BOM,CPU_CRW: BEST, RAM:ELPIDA_1600
639-4852	PCBA,MLB,BEST,8G MIC, J45	BASE_BOM,DEVEL_BOM,CPU_CRW: BEST, RAM:MICRON_1600_S
639-4853	PCBA,MLB,BEST,16G MIC, J45	BASE_BOM,DEVEL_BOM,CPU_CRW: BEST, RAM:MICRON_1600
639-4858	PCBA,MLB,CTO,8G HYN, J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO, RAM:HYNIX_1600_S
639-4859	PCBA,MLB,CTO,16G HYN, J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO, RAM:HYNIX_1600
639-4864	PCBA,MLB,CTO,8G ELP, J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO, RAM:ELPIDA_1600_S
639-4865	PCBA,MLB,CTO,16G ELP, J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO, RAM:ELPIDA_1600
639-4870	PCBA,MLB,CTO,8G MIC, J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO, RAM:MICRON_1600_S
639-4871	PCBA,MLB,CTO,16G MIC, J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO, RAM:MICRON_1600

BOM GROUP	BOM OPTIONS
J45_COMMON	ALTERNATE, COMMON, J45_COMMON1, J45_COMMON2, J45_PROGPARTS
J45_COMMON1	CPUMEM:S0, TBTHV:P15V, SKIP_5V3V3:AUDIBLE, CHGR_5V:LDO, CPUPEG:X16, S2_PWR:S0
J45_COMMON2	EDP:YES, LPCPLUS_CONN:YES, LPCPLUS_R:YES, XDP, RIO_PWR:1V5, SPI:DUAL_IO, SSD_PWR_EN:GPIO, CAM_WAKE:NO
J45_PVB	BKLT:PROD, SENSOR_NONPROD:N
J45_PROGPARTS	SMC_PROG:EVT, BOOTROM_PROG:DVT, TBTROM:PROG, TPAD_PSOC:PROG
J45_DEVEL:ENG	ALTERNATE, XDP_DEBUG, S0PGOOD_ISL, DDRVREF_DAC, SENSOR_NONPROD:Y, SENSOR_NONPROD_R, BKLT:ENG, DBGLED, CAM_XTAL:YES
J45_DEVEL:FSB	ALTERNATE, XDP_DEBUG, BKLT:PROD, SENSOR_NONPROD:N, SENSOR_NONPROD_R
XDP_DEBUG	XDP_CONN, XDP_PCH

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4599	1	CRW, SR183, PRQ, C0, 2, 0, 47W, 4+3E, 6M, BGA	U0500	CRITICAL	CPU_CRW: BETTER
337S4600	1	CRW, SR18H, PRQ, C0, 2, 3, 47W, 4+3E, 6M, BGA	U0500	CRITICAL	CPU_CRW: BEST
337S4624	1	CRW, SR18S, PRQ, C0, 2, 6, 47W, 4+3E, 6M, BGA	U0500	CRITICAL	CPU_CRW: CTO
337S4542	1	IC, QEW, LPT-M, HMB7, 2, CR199, PRQ, FC8GA	U1100	CRITICAL	
338S1247	1	IC, TBT, FR-4C, A9, PRQ, C10, SR13C, FC8GA288	U2800	CRITICAL	
338S1186	1	IC, BCM15700A2, S2 PCIE CMRA, EXB, 20BFCBGA	U3900	CRITICAL	
333S0700	1	IC, SDRAM, 4GBIT, DDR3L-1600, GEMMA, 96B FBGA	U4000	CRITICAL	
333S0667	16	IC, SDRAM, 4GBIT, DDR3L-1600, HUMA, 78P FBGA	_____	CRITICAL	HYNIX_1600_S
333S0624	16	IC, SDRAM, DDR3-1600, 512MX8, 78FBGA, C-DIE, SAMSUNG	_____	CRITICAL	SAMSUNG_1600_S
333S0703	16	IC, SDRAM, 4GBIT, DDR3L-1600, F DIE, RS, 78P	_____	CRITICAL	ELPIDA_1600_S
333S0660	16	IC, SDRAM, 4GBIT, DDR3L-1600, VB8A, 78P, FBGA	_____	CRITICAL	MICRON_1600_S
333S0667	32	IC, SDRAM, 4GBIT, DDR3L-1600, HUMA, 78P FBGA	_____	CRITICAL	HYNIX_1600
333S0624	32	IC, SDRAM, DDR3-1600, 512MX8, 78FBGA, C-DIE, SAMSUNG	_____	CRITICAL	SAMSUNG_1600
333S0703	32	IC, SDRAM, 4GBIT, DDR3L-1600, F DIE, RS, 78P	_____	CRITICAL	ELPIDA_1600
333S0660	32	IC, SDRAM, 4GBIT, DDR3L-1600, VB8A, 78P, FBGA	_____	CRITICAL	MICRON_1600

BOM GROUP	BOM OPTIONS
RAM:HYNIX_1600_S	HYNIX_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L
RAM:SAMSUNG_1600_S	SAMSUNG_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:H
RAM:ELPIDA_1600_S	ELPIDA_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L
RAM:MICRON_1600_S	MICRON_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H
RAM:HYNIX_1600	HYNIX_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:L, RAMCFG0:L
RAM:SAMSUNG_1600	SAMSUNG_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H
RAM:ELPIDA_1600	ELPIDA_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:H, RAMCFG0:L
RAM:MICRON_1600	MICRON_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:H, RAMCFG0:H

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-0067	1	J45 MLB BASE BOM	BASE	CRITICAL	BASE_BOM
985-0045	1	J45 MLB DEVEL BOM	DEVEL	CRITICAL	DEVEL_BOM

A

1



8

7

6

5

4

3

2

1

Programmables - All builds

33550915	1	IC, SERIAL SPI FLASH ROM, 4MBIT, 50MHZ, USON	U2890	CRITICAL	TBTR0M: BLANK
34153919	1	IC, EPROM, Falcon RIDGE (V13.9) J44/45	U2890	CRITICAL	TBTR0M: PROG
33754587	1	IC, TP PSOC, QFN, BLANK	U4801	CRITICAL	TPAD_PSOC: BLANK
34153856	1	IC, TRKPD/KYBD, PSOC (V225)	U4801	CRITICAL	TPAD_PSOC: PROG

SMC

338S1214	1	IC, SMC-B1, 46MHZ/560MIPS, SCPL FW, 157BGA	U5000	CRITICAL	SMC_PROG: BASE
341S3902	1	IC, SMC-B1, EXT, V2.12A54, EVT, J45	U5000	CRITICAL	SMC_PROG: EVT
341S3741	1	IC, SMC-A3, SCPL, EXT, VXXXH, PVT, J15	U5000	CRITICAL	SMC_PROG: PVT

EFI ROM

335S0807	1	IC, SPI SRL 50MHZ FLASH, 64MBIT, 850P, FUSE=1	U6100	CRITICAL	BOOTROM_BLANK:MACRONIX
335S0812	1	IC, SPI SRL 50MHZ, FLASH, 64MBIT, 50IC8	U6100	CRITICAL	BOOTROM_BLANK:NUMONYX
341S3763	1	IC, EFI ROM(VXXX)PROTO 0, J45	U6100	CRITICAL	BOOTROM_PROG:PROTO0
341S3780	1	IC, EFI ROM(V0035)PRE-PROTO 1, J45	U6100	CRITICAL	BOOTROM_PROG:PRE-PROTO1
341S3793	1	IC, EFI ROM(V0041)PROTO 1, J45	U6100	CRITICAL	BOOTROM_PROG:PROTO1
341S3811	1	IC, EFI ROM(V00xx)PROTO 2, J45	U6100	CRITICAL	BOOTROM_PROG:PROTO2
341S3890	1	IC, EFI ROM(V0100)PROT03-J45 &EVT-J45	U6100	CRITICAL	BOOTROM_PROG:EVT
341S3929	1	IC, EFI ROM(Vxxxx)DVT-J45	U6100	CRITICAL	BOOTROM_PROG:DVT

C

B

A


Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7845	1	MBP BARCODE LABEL	LABEL	CRITICAL	

Alternate Parts


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1053	376S0604		ALL	Diodes alt to Fairchild
128S0311	128S0329		ALL	NEC alt to Sanyo
138S0739	138S0706		ALL	Samsung alt to Murata
197S0481	197S0480		ALL	Epson Alt to NDK
197S0478	197S0479		ALL	NDK Alt to Epson
371S0713	371S0558		ALL	ODS alt to ST
152S0461	152S1645		ALL	Cyntec alt to Vishay
376S1080	376S0820		ALL	Diodes alt to On Semi
155S0667	155S0583		ALL	Panasonic alt to TDK
107S0232	107S0241		ALL	Cyntec alt to TFF
376S1032	376S0855		ALL	Toshiba alt to Diodes
376S1129	376S0855		ALL	NXP alt to Diodes
376S1089	376S1128		ALL	NXP alt to Diodes
138S0681	138S0638		ALL	Taiyo Yuden alt to Samsung
128S0371	128S0376		ALL	Kemet alt to Sanyo
333S0629	333S0703		ALL	Elipide F die alt
138S0803	138S0639		ALL	Samsung alt to Murata
138S0843	138S0674		ALL	Samsung alt to Murata
138S0846	138S0811		ALL	Samsung alt to Murata
127S0164	127S0162		ALL	Rohe alt to Vishay
138S0732	138S0715		ALL	Rohe alt to Vishay
128S0364	128S0264		ALL	Kemet alt to Sanyo
333S0704	333S0700		ALL	ELPIDA to HYNIX U4000
311S0649	311S0541		ALL	ON alt to Toshiba (U2036, U7001)


SYNCH MASTER=J15 MLB		SYNCH DATE=10/31/2012	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH> PAGE 3 OF 118 SHEET 3 OF 81	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
725-1807	1	INSULATOR, REAR, MLB, J45	REAR_INSULATOR	CRITICAL	
725-1877	1	INSULATOR, CPU, J45	CPU_INSULATOR	CRITICAL	
725-1787	1	INSULATOR, PCH, J15	PCH_INSULATOR	CRITICAL	
806-6193	2	CAN COVER, mDP	CAN_COVER1, CAN_COVER2	CRITICAL	
946-3819	1	D2 MLB DYMAX ADHESIVE SEE-CURE 29993-SC	EDGE_BOND	CRITICAL	
825-7841	1	LBL, PART CONFIG, BOARDS, D2	CONFIG_LABEL	CRITICAL	
806-9391	1	SHIELD CAN, USB, J45	SH0450	CRITICAL	

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE		PD Parts	
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	4 OF 118
		SHEET	4 OF 81





CFG [7] :PEG DEFER TRAINING 1 = (DEFAULT) IMMEDIATELY AFTER xxRESETB 0 = WAIT FOR BIOS
CFG [6:5] :PCIE BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] :eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED
CFG [3] :PCIE x4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED
CFG [2] :PCIE x16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED

These can be placed close to J1800 and only for debug access

TP CPU RSVD TP23	BE4	RSVD_TP23
TP CPU RSVD TP24	BD3	RSVD_TP24
TP CPU RSVD TP25	F6	RSVD_TP25
TP CPU RSVD TP26	G6	RSVD_TP26
TP CPU RSVD TP27	G21	RSVD_TP27
TP CPU RSVD TP28	G24	RSVD_TP28
CPU TESTLO F21	F21	TESTLO_F21
	G19	VSS_G19
	F51	VSS_F51
	F52	VSS_F52
	F22	VCC_F22

TP CPU RSVD TP35	L52	RSVD_TP35
TP CPU RSVD TP36	L53	RSVD_TP36
TP CPU RSVD TP37	L51	RSVD_TP37
TP CPU RSVD TP38	F24	RSVD_TP38
TP CPU RSVD TP39	F25	RSVD_TP39
CPU TESTLO F20	F20	TESTLO_F20

CPU CFG<0>	AG49	CFG0 (IPU)
CPU CFG<1>	AD49	CFG1 (IPU)
CPU CFG<2>	AC49	CFG2 (IPU)
CPU CFG<3>	AE49	CFG3 (IPU)
CPU CFG<4>	Y50	CFG4 (IPU)
CPU CFG<5>	AB49	CFG5 (IPU)
CPU CFG<6>	V51	CFG6 (IPU)
CPU CFG<7>	W51	CFG7 (IPU)
CPU CFG<8>	Y49	CFG8 (IPU)
CPU CFG<9>	Y54	CFG9 (IPU)
CPU CFG<10>	Y53	CFG10 (IPU)
CPU CFG<11>	W53	CFG11 (IPU)
CPU CFG<12>	U53	CFG12 (IPU)
CPU CFG<13>	V54	CFG13 (IPU)
CPU CFG<14>	R53	CFG14 (IPU)
CPU CFG<15>	R52	CFG15 (IPU)

RSVD_TP1	F1	TP CPU RSVD TP1
RSVD_TP2	E1	TP CPU RSVD TP2
RSVD_TP3	A5	TP CPU RSVD TP3
RSVD_TP4	A6	TP CPU RSVD TP4

CFG6_RCOMP	R54	CPU CFG RCOMP
(IPU) CF616	Y52	CPU CFG<16>
CF618	V53	CPU CFG<18>
(IPU) CF617	Y51	CPU CFG<17>
CF619	V52	CPU CFG<19>

RSVD92	B50	NC
RSVD93	AH49	NC
RSVD94	AM48	NC
RSVD95	AU27	NC
RSVD9	AU26	NC
RSVD10	BD4	NC
RSVD11	BC4	NC
RSVD41	AL6	NC
RSVD42	F8	NC
RSVD16	F16	NC

RSVD_TP17	G12	TP CPU RSVD TP17
RSVD_TP18	G10	TP CPU RSVD TP18

VSS_H54	H54	
VSS_H53	H53	
VSS_H51	H51	
VSS_H52	H52	

RSVD47	N51	TP CPU RSVD TP47
RSVD48	G53	TP CPU RSVD TP48
RSVD49	H50	TP CPU RSVD TP49

SYNC MASTER=J15 REFERENCE

SYNC DATE=12/18/2012

CPU Clock/Misc/JTAG/CFG

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



<SCH_NUM>


<E4LABEL>

<BRANCH>

6 OF 118

6 OF 81






Connections would be required for 2014 CPU support.

FC_D5 D5 TP CPU FC VCCST
FC_D3 D3 TP CPU FC VCCST PWRGD

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE			
CPU Power			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	8 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			8 OF 81
IV ALL RIGHTS RESERVED			

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED






CPU VCORE Decoupling

Intel recommendation: 4x 470uF 4mOhm (3 CPU-side, 1 opposite), 20x 22uF 0805 (10 CPU-side, 10 opposite near edge, 4x 10uF 0603 (2 CPU-side, 2 opposite), 20x 1uF 0402 (under CPU)
Apple Implementation: 8x 210uF(2x nostuff) 6mOhm, 44x 10uF 0402, 4x 10uF 0402, 20x 1uF 0402

PLACEMENT_NOTE (C1000-C1019):


Place on bottom side of U0500



NO STUFF
PLACEMENT_NOTE (C1020-C1023):


CAPS for Acoustic control (C109A-C102D)

Place near U0500 on bottom side




NO STUFF
PLACEMENT_NOTE (C1024-C1045):

Place near inductors on bottom side.




PLACEMENT_NOTE (C1046-C1067):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1068-C1076):

CAPS for Acoustic control (C102E-C103F)




CPU VDDQ Decoupling

Intel recommendation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402
Apple Implementation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402


PLACEMENT_NOTE (C1080-C1089):

Place on bottom side of U0500




PLACEMENT_NOTE (C1090-C1097):

Place near U0500 on bottom side




PLACEMENT_NOTE (C1098-C1099):




CPU VCCIO Decoupling


Intel recommendation: 2x 0.01uF 0402 (1 near CPU, 1 near SVID pull-ups)
Apple Implementation: 2x 0.01uF 0402 (second cap is on CPU VR page)



NOTE: Intel decoupling recommendations from Shark Bay Mobile Platform Power Delivery Design Guide (doc #487822, Rev 0.8 dated January 2012), Section 5.

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE			
CPU Decoupling			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		10 OF 118	
		SHEET	
		10 OF 81	







D

C

B

A


D

C

B


A

Pull-up/down on chipset support page (depends on TBT controller)
Redwood Ridge: TBT_CIO_PLUG_EVENT_L, requires pull-up (S0), no isolation necessary.
Cactus Ridge: TBT_CIO_PLUG_EVENT, requires pull-down & isolation.




BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
Systems with chip-down memory should add pull-downs on another page and set straps per software.



SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE		PCH GPIO/MISC/NCTF	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	14 OF 118
		SHEET	14 OF 81



Current data from LPT EDS (doc #486708, Rev 1.0).

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE			
PCH Power			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	15 OF 118
		SHEET	15 OF 81



D

C

B


A

D


C

B

A



SYNC_MASTER=J15 REFERENCE		SYNC_DATE=12/18/2012	
PAGE TITLE		PCH Grounds	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	16 OF 118
		SHEET	16 OF 81



SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE			
PCH DECOUPLING			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	17 OF 118
		SHEET	17 OF 81





Extra BPM Testpoints

74 6	IN	XDP BPM L<2>	TP-P6	TP1802
74 6	IN	XDP BPM L<3>	TP-P6	TP1803
74 6	IN	XDP BPM L<4>	TP-P6	TP1804
74 6	IN	XDP BPM L<5>	TP-P6	TP1805
74 6	IN	XDP BPM L<6>	TP-P6	TP1806
74 6	IN	XDP BPM L<7>	TP-P6	TP1807

Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout.
Use with 921-0133 Adapter Flex to support chipset debug.

TDI and TMS are terminated in CPU.



PCH/XDP Signals			OMIT		(All 10 R's)						
13	OUT	XDP DA0 USB EXTA OC L	R1890	SHORT	1	2	NONE	NONE	NONE	201	
13	IN	XDP DA2 SSD PWR EN	R1895	SHORT	1	2	NONE	NONE	NONE	201	
13	IN	XDP DA3 CAMERA PWR EN	R1893	SHORT	1	2	NONE	NONE	NONE	201	
13	OUT	XDP DB0 USB EXTB OC L	R1894	SHORT	1	2	NONE	NONE	NONE	201	
13	IN	XDP DB2 SD PWR EN	R1896	SHORT	1	2	NONE	NONE	NONE	201	
13	OUT	XDP DB3 SDCONN STATE CHANGE L	R1897	SHORT	1	2	NONE	NONE	NONE	201	
11	IN	XDP DC0 DP AUXCH ISOL L	R1872	SHORT	1	2	NONE	NONE	NONE	201	
11	IN	XDP DC1 SATARDVR EN	MAKE_BASE=TRUE		=		NONE	NONE	NONE	201	
14	IN	XDP DC2 ODD PWR EN	MAKE_BASE=TRUE		=		NONE	NONE	NONE	201	
14	IN	XDP DC3 JTAG ISP TCK	R1875	SHORT	1	2	NONE	NONE	NONE	201	
14	OUT	XDP DD0 SSD PCIE SEL L	R1876	SHORT	1	2	NONE	NONE	NONE	201	
20	18	14	OUT	XDP DD1 MLB RAMCFG1	MAKE_BASE=TRUE		=		NONE	NONE	201
11	11	11	OUT	XDP DD2 ENETSD CLKREQ L	MAKE_BASE=TRUE		=		NONE	NONE	201
11	11	11	OUT	XDP DD3 AP CLKREQ L	R1879	SHORT	1	2	NONE	NONE	201

PCH/XDP Signal Isolation Notes:




'Output' non-XDP signals require pulls.
'Output' PCH/XDP signals require pulls.

R187x and R189x should be placed where signal path needs to split between route from PCH to J1800 and path to non-XDP signal destination (to minimize stub).

Unused PCH/XDP Signals

13	OUT	XDP DA1 USB EXTC OC L	TP-P6	TP1810
13	OUT	XDP DB1 USB EXTD OC L	TP-P6	TP1811
14	OUT	XDP FC0 HDD PWR EN	TP-P6	TP1812
14	OUT	XDP FC1 GPU GOOD	TP-P6	TP1813


CPU JTAG Isolation




SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE		CPU & PCH XDP	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	18 OF 118
		SHEET	18 OF 81



PCH Reset Button




PCH PWROK Generation



NOTE: ALL_SYS_PWRGD must remain low until at least 5ms after all rails are valid.


PCH 33MHz Clocks



System RTC Power Source & 32kHz / 25MHz Clock Generator


VDDIO_25M_A: SB power rail for XTAL circuit.
VDDIO_25M_B: Camera power rail for XTAL circuit.
VDDIO_25M_C: Thunderbolt power rail for XTAL circuit.

NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.



PCH ME Disable Strap


PCH uses HDA_SD0 as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.



SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE		Chipset Support	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<E4LABEL>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	<BRANCH>
II NOT TO REPRODUCE OR COPY IT		19 OF 118	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		19 OF 81	




RIO SD Card Reader Support




Flexible I/O Aliases

SD Card Reader is always USB3 in this implementation.




Flexible I/O Configuration Strap


Must pull signal correctly even if always USB or PCIe




LCD HPD Inverter




HDMI HPD pull-down




Platform Reset Connections



RAM Configuration Straps




GPIO Glitch Prevention




GS3 Connector Support

DEVSLP not supported on LPT-H




Redwood Ridge Support

RR output is open-drain, no isolation necessary



Redwood Ridge JTAG Isolation

TBTLIC can be on when S0 is off, and vice-versa
Isolation ensures no leakage to RR or PCH
U2060 supports I/O's powered when VCC=0V



PAGE TITLE		PAGE 1	
PROJECT CHIPSET SUPPORT		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		20 OF 118	
		SHEET	
		20 OF 81	


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

$$\begin{aligned} \text{CPUVDDQ_EN} &= (\text{ISOLATE_CPU_MEM_L} + \text{PM_SLP_S3_L}) * \text{PM_SLP_S4_L} \\ \text{MEMVTT_EN} &= (\text{ISOLATE_CPU_MEM_L} + \text{PLT_RST_L}) * \text{PM_SLP_S3_L} \\ \text{MEM_RESET_L} &= !\text{ISOLATE_CPU_MEM_L} + \text{CPU_MEM_RESET_L} \end{aligned}$$




MEM S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	CPUVDDQ_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE			
CPU Memory S3 Support		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
Apple Inc.		REVISION	
Apple Inc.		<E4LABEL>	
Apple Inc.		BRANCH	
Apple Inc.		<BRANCH>	
Apple Inc.		PAGE	
Apple Inc.		21 OF 118	
Apple Inc.		SHEET	
Apple Inc.		21 OF 81	

Page Notes

Power aliases required by this page:

- PP3V3_S3_VREFMRGN
- PPDDR_S3_MEMVREF

Signal aliases required by this page:


- I2C_VREFDACS_SCL
- I2C_VREFDACS_SDA
- I2C_PCA9557D_SCL
- I2C_PCA9557D_SDA

BOM options provided by this page:

- DDRVREF_DAC - Stuffs DAC margining circuit.

CPU-Based Margining

FETs for CPU isolation during S3




NOTE: CPU DAC output step sizes:
DDR3 (1.5V) 7.70mV per step
DDR3L (1.35V) 6.99mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure ISOLATE_CPU_MEM_L is low to remove short due to CPU.

DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.



NOTE: MEMVREG and FRAMEBUF share a DAC output, cannot enable both at the same time!


RST* on 'platform reset' so that system watchdog will disable margining.

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

PCA9557D_RESET_L

VRef Dividers


Always used, regardless of margining option.



	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
	DDR3 (1.5V)		DDR3L (1.35V)		
Nominal value	0.750V (DAC: 0x3A = 0.747mV)		0.675V (DAC: 0x34 = 0.670mV)		DDR3 (1.5V)
Margined target:	0.300V - 1.200V (+/- 450mV)		0.275V - 1.075V (+/- 400mV)		DDR3L (1.35V)
DAC range:	0.000V - 1.508V (0x00 - 0x75)		0.000V - 1.354V (0x00 - 0x69)		1.500V (DAC: 0x74 = 1.495V)
Margined range:	0.299V - 1.206V (+/- 453mV)		0.269V - 1.083V (+/- 406mV)		1.200V - 1.800V (+/- 300mV)
VRef current:	+901uA - -911uA (- = sourced)		+811uA - -816uA (- = sourced)		0.950V - 1.750V (+/- 400mV)
DAC step size:	7.68mV / step @ output		7.67mV / step @ output		0.000V - 3.004V (0x00 - 0xE9)
					0.000V - 2.707V (0x00 - 0xD2)
					1.199V - 1.801V (+/- 301mV)
					0.932V - 1.760V (+/- 414mV)
					+36uA - -36uA (- = sourced)
					+28uA - -29uA (- = sourced)
					2.575mV / step @ output
					3.923mV / step @ output


NOTE: DDR3 assumes TPS51916 supply with 10.0k/49.9k divider
DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE		DDR3 VREF MARGINING	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	22 OF 118
		SHEET	22 OF 81



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
DDR3 SDRAM Bank A (1 OF 2)			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	23 OF 118
I NOT TO REPRODUCE OR COPY IT		SHEET	
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			23 OF 81
I ALL RIGHTS RESERVED			

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPERTY OF APPLE INC. THE
POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



SYNC MASTER=J15 MLB

SYNC DATE=10/31/2012

DDR3 SDRAM Bank A (2 OF 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPERTY OF APPLE INC. THE
POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<SCH NUM> D

REVISION
<E4LABEL>


BRANCH
<BRANCH>

PAGE
24 OF 118

SHEET
24 OF 81



PAGE TITLE		SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
DDR3 SDRAM Bank B (1 OF 2)		Apple Inc.		DRAWING NUMBER	
				<SCH NUM>	
				REVISION	
				<E4LABEL>	
				BRANCH	
				<BRANCH>	
				PAGE	
				25 OF 118	
				SHEET	
				25 OF 81	



SYNC MASTER=J15 MLB

SYNC DATE=10/31/2012

PAGE TITLE

DDR3 SDRAM Bank B (2 OF 2)

Apple Inc.

<SCH NUM> D

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

26 OF 118

SHEET

26 OF 81



JEDEC 4.20.18 Unbuffered SODIMM Raw Card F spec recommends 36 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE

D



C

B


A

MEM Clock Termination

Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE		DDR3 Termination	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	27 OF 118
		SHEET	27 OF 81





SYNCH MASTER=T29 RR		SYNCH DATE=01/14/2013	
PAGE TITLE Thunderbolt Host (2 of 2)			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH> PAGE 29 OF 118 SHEET 29 OF 81	




Page Notes

Power aliases required by this page:
- =PPVIN_SW_TBTBST (8-13V Boost Input)
- =PP15V_TBT_REG (15V Boost Output)


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Thunderbolt 15V Boost Regulator



BATLOW# Isolation




SYNC MASTER=T29 RR		SYNC DATE=01/14/2013	
PAGE TITLE			
Thunderbolt Mobile Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	30 OF 118
		SHEET	30 OF 81



3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES, MTL FILM, 1/20W, 17.8K, 1, 0201, SMD, LF	R3210, R3213		TBTHV:P12V
118S0145	2	RES, MTL FILM, 1/20W, 17.8K, 1, 0201, SMD, LF	R3211, R3214		TBTHV:P12V

IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)

Thunderbolt Connector A



DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).


Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE			
Thunderbolt Connector A			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	32 OF 118
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	31 OF 81
IV ALL RIGHTS RESERVED			

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES, MTL FILM, 1/20W, 17.8K, 1, 0201, SMD, LF	R3310, R3313		TBTHV:P12V
118S0145	2	RES, MTL FILM, 1/20W, 17.8K, 1, 0201, SMD, LF	R3311, R3314		TBTHV:P12V

Nominal Min Max
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)

Thunderbolt Connector B




SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE 1111			
Thunderbolt Connector B			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	33 OF 118
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	32 OF 81
IV ALL RIGHTS RESERVED			


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DDC Crossbar

Only necessary on dual-port hosts.
On single-port hosts alias TBTPA_DDC to TBTSNK0_DDC.
NEVER SEND AUXCH THROUGH CROSSBAR!



Second TBT Port HV Boost Enable







PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	4	RES, 00HM, 0201	L3570, L3571, L3573, L3574		

3.3V WLAN Switch



Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max



SYNC MASTER=J15_MLB		SYNC DATE=10/31/2012	
PAGE TITLE		X29C CONNECTOR	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	35 OF 118
		SHEET	34 OF 81



SYNC MASTER=CLEAN MLB KEPLER		SYNC DATE=06/08/2013	
PAGE TITLE			
SSD Connector			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		37 OF 118	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		35 OF 81	



PCIE CAMERA R2D C P	C4033	1	2	PCIE CAMERA R2D P
	0.1UF			10% 16V X5R-CERM 0201
PCIE CAMERA R2D C N	C4032	1	2	PCIE CAMERA R2D N
	0.1UF			10% 16V X5R-CERM 0201
PCIE CAMERA D2R C P	C4031	1	2	PCIE CAMERA D2R P
	0.1UF			10% 16V X5R-CERM 0201
PCIE CAMERA D2R C N	C4030	1	2	PCIE CAMERA D2R N
	0.1UF			10% 16V X5R-CERM 0201
PCIE CLK100M CAMERA P	C4061	1	2	PCIE CLK100M CAMERA C P
	0.1UF			10% 16V X5R-CERM 0201
PCIE CLK100M CAMERA N	C4062	1	2	PCIE CLK100M CAMERA C N
	0.1UF			10% 16V X5R-CERM 0201



remove DRAM SPD Straps

DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

DIE REV	CFG 2
A	0
B	1

CAMERA SENSOR



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

Camera 2 of 2

<SCH_NUM> D
<E4LABEL>
<BRANCH>
40 OF 118
37 OF 81

SYNC_MASTER=CLEAN_MLB_REPLER
PAGE TITLE
SYNC DATE=06/13/2013

THE INFORMATION CONTAINED HEREIN IS THE
PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

77.2 mA nominal max
96.2 mA peak



D

D

C


C

B

B

A


A




SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
USB 3.0 CONNECTORS			
 Apple Inc.		DRAWING NUMBER	
		<SCH_NUM>	
		SIZE	
		D	
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		46 OF 118	
		SHEET	
		38 OF 81	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



IPD Flex Connector




Keyboard Connector




SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.
Keys ANDed with PSoC power to isolate when PSoC is not powered.
No IPD on OE input pin PP3V3_S4 (symbol error).




PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER



TPAD Buttons Disable

PLACE THESE COMPONENTS CLOSE TO J5800
THIS ASSUMES THERE'S A PP3V42_G3H PULL UP ON MLB



THE TPAD BUTTONS WILL BE DISABLE
WHEN THE LID IS CLOSED
LID OPEN => SMC_LID_LC ~ 3.42V
LID CLOSE => SMC_LID_LC < 0.50V

IC	PIN	NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W	
		80UA		0.204 V	16.32E-6 W	
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W	
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W	
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W	
		14MA (MAX)		0.021 V	294E-6 W	
	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W	

SYNC MASTER=CHANG J45

SYNC DATE=03/15/2013

KEYBOARD/TRACKPAD (1 OF 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>


BRANCH
<BRANCH>

PAGE
48 OF 118

SHEET
39 OF 81




Keyboard Backlight Connector



SYNC_MASTER=CHANG J45		SYNC_DATE=03/15/2013	
PAGE TITLE			
KEYBOARD/TRACKPAD (2 OF 2)			
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	49 OF 118
		SHEET	40 OF 81




NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

SYNC MASTER=CHANG J45		SYNC DATE=03/15/2013	
PAGE TITLE		SMC	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	50 OF 118
		SHEET	41 OF 81





D

C

B

A

D


C

B

A


8				7		6						
57	56	43	42	41	<u>SMC_BC_ACOK</u>	==	<u>SMC_BC_ACOK</u>	41	42	43	56	57
					MAKE_BASE=TRUE							
43	41	<u>NC_HISIDE_ISENSE_OC</u>			==	<u>NC_HISIDE_ISENSE_OC</u>		41	43			
					MAKE_BASE=TRUE NO_TEST=TRUE							
46	43	<u>SMC_CPUPKG_VSENSE</u>			==	<u>SMC_CPUPKG_VSENSE</u>		41	43	46		
					MAKE_BASE=TRUE							
46	43	<u>SMC_CPUPKG_ISENSE</u>			==	<u>SMC_CPUPKG_ISENSE</u>		41	43	46		
					MAKE_BASE=TRUE							
43	41	<u>NC_SMC_ADC2</u>			==	<u>NC_SMC_ADC2</u>		41	43			
					MAKE_BASE=TRUE NO_TEST=TRUE							
45	43	<u>SMC_DCIN_VSENSE</u>			==	<u>SMC_DCIN_VSENSE</u>		41	43	45		
					MAKE_BASE=TRUE							
45	43	<u>SMC_DCIN_ISENSE</u>			==	<u>SMC_DCIN_ISENSE</u>		41	43	45		
					MAKE_BASE=TRUE							
45	43	<u>SMC_PBUS_VSENSE</u>			==	<u>SMC_PBUS_VSENSE</u>		41	43	45		
					MAKE_BASE=TRUE							
46	43	<u>SMC_SSD_ISENSE</u>			==	<u>SMC_SSD_ISENSE</u>		41	43	46		
					MAKE_BASE=TRUE							
45	43	<u>SMC_CHGR_BMON_ISENSE</u>			==	<u>SMC_CHGR_BMON_ISENSE</u>		41	43	45		
					MAKE_BASE=TRUE							
45	43	<u>SMC_CPU_HI_ISENSE</u>			==	<u>SMC_CPU_HI_ISENSE</u>		41	43	45		
					MAKE_BASE=TRUE							
45	43	<u>SMC_OTHER3V3_HI_ISENSE</u>			==	<u>SMC_OTHER3V3_HI_ISENSE</u>		41	43	45		
					MAKE_BASE=TRUE							
46	43	<u>SMC_P1V35MEM_ISENSE</u>			==	<u>SMC_P1V35MEM_ISENSE</u>		41	43	46		
					MAKE_BASE=TRUE							
47	43	<u>SMC_CPUDDR_ISENSE</u>			==	<u>SMC_CPUDDR_ISENSE</u>		41	43	47		
					MAKE_BASE=TRUE NO_TEST=TRUE							
47	43	<u>SMC_LCDPANEL_ISENSE</u>			==	<u>SMC_LCDPANEL_ISENSE</u>		41	43	47		
					MAKE_BASE=TRUE							
45	43	<u>SMC_OTHER5V_HI_ISENSE</u>			==	<u>SMC_OTHER5V_HI_ISENSE</u>		41	43	45		
					MAKE_BASE=TRUE NO_TEST=TRUE							
43	41	<u>NC_SMC_ADC14</u>			==	<u>NC_SMC_ADC14</u>		41	43			
					MAKE_BASE=TRUE NO_TEST=TRUE							
43	41	<u>NC_SMC_ADC15</u>			==	<u>NC_SMC_ADC15</u>		41	43			
					MAKE_BASE=TRUE NO_TEST=TRUE							
43	41	<u>NC_SMC_ADC16</u>			==	<u>NC_SMC_ADC16</u>		41	43			
					MAKE_BASE=TRUE NO_TEST=TRUE							
47	43	<u>SMC_LCDBKLT_ISENSE</u>			==	<u>SMC_LCDBKLT_ISENSE</u>		41	43	47		
					MAKE_BASE=TRUE							
43	41	<u>NC_SMC_ADC18</u>			==	<u>NC_SMC_ADC18</u>		41	43			
					MAKE_BASE=TRUE NO_TEST=TRUE							
43	41	<u>NC_SMC_ADC19</u>			==	<u>NC_SMC_ADC19</u>		41	43			
					MAKE_BASE=TRUE NO_TEST=TRUE							
47	43	<u>SMC_S2_ISENSE</u>			==	<u>SMC_S2_ISENSE</u>		41	43	47		
					MAKE_BASE=TRUE NO_TEST=TRUE							
43	41	<u>NC_SMC_ADC21</u>			==	<u>NC_SMC_ADC21</u>		41	43			
					MAKE_BASE=TRUE NO_TEST=TRUE							
47	43	<u>SMC_X29_ISENSE</u>			==	<u>SMC_X29_ISENSE</u>		41	43	47		
					MAKE_BASE=TRUE							
46	43	<u>SMC_TBT_ISENSE</u>			==	<u>SMC_TBT_ISENSE</u>		41	43	46		
					MAKE_BASE=TRUE							
43	41	<u>NC_SMBUS_SMC_4_ASF_SCL</u>			==	<u>NC_SMBUS_SMC_4_ASF_SCL</u>		41	43			
					MAKE_BASE=TRUE NO_TEST=TRUE							
43	41	<u>NC_SMBUS_SMC_4_ASF_SDA</u>			==	<u>NC_SMBUS_SMC_4_ASF_SDA</u>		41	43			
					MAKE_BASE=TRUE NO_TEST=TRUE							
88	43	<u>NC_SMBUS_SMC_3_SCL</u>			==	<u>NC_SMBUS_SMC_3_SCL</u>		41	43	88		
					MAKE_BASE=TRUE NO_TEST=TRUE							
88	43	<u>NC_SMBUS_SMC_3_SDA</u>			==	<u>NC_SMBUS_SMC_3_SDA</u>		41	43	88		
					MAKE_BASE=TRUE NO_TEST=TRUE							
43	41	<u>NC_BDV_BKL_PWM</u>			==	<u>NC_BDV_BKL_PWM</u>		41	43			
					MAKE_BASE=TRUE NO_TEST=TRUE							
43	42	41	28	29	<u>SMC_PME_S4_DARK_L</u>		<u>SMC_PME_S4_DARK_L</u>	28	29	41	42	43
					MAKE_BASE=TRUE							
							<u>SMC_PME_S4_DARK_L</u>	28	29	41	42	43

Spare S4 IRQ






Hall Effect pads


APN: 998-3029
OMIT_TABLE
J5250
HALL-SENSOR-MLB-PADS-K99



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-6811	1	SUBASSY,PCBA HALL EFFECT,K99	J5250	CRITICAL	




PAGE TITLE			
SMC Project Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	52 OF 118
		SHEET	43 OF 81




SYNC MASTER=CHANG J45		SYNC DATE=11/26/2012	
PAGE TITLE		SIZE	
SMBus Connections		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		53 OF 118	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		44 OF 81	




DC-In Voltage Sense Enable & Filter




PBUS Voltage Sense Enable & Filter




COMPUTING High Side Current Sense / Filter




OTHERS (5V) High Side Current Sense / Filter




OTHERS (3.3V) High Side Current Sense / Filter



CHARGER BMON HIGH SIDE (BATTERY DISCHARGE) CURRENT SENSE & FILTER



DC-IN (AMON) Current Sense Filter



SYNC MASTER=CHANG J45		SYNC DATE=12/21/2012	
PAGE TITLE		High Side Voltage and Current Sensing	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	54 OF 118
		SHEET	45 OF 81



D

C

B

A


D

C


B

A


SSD CURRENT SENSE



TBT Router CURRENT SENSE




CPU PKG Load Side Current Sense / Filter




Individual Sense R is 0.75mOhm
EDP: 95A TDP: 45A
(Effective Sense R is 0.25mOhm due to summing of the 3 phases)


DDR3 1.35V DRAM ONLY CURRENT SENSE / FILTER



CPU Vcore Voltage Sense / Filter



SYNC MASTER=CHANG J45		SYNC DATE=03/15/2013	
PAGE TITLE			
Load Side Voltage and Current Sensing			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	55 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	46 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=CHANG J45

SYNC DATE=12/21/2012

PAGE TITLE

Debug Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM> D

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

56 OF 118

SHEET

47 OF 81






C


B

A







SPI Bus Series Termination




SMC12 SPI SUPPORT



LPC+SPI Connector



SPI ROM



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE		SHEET	
SPI ROM / LPC+SPI Conn.		DRAWING NUMBER	
Apple Inc.		SIZE	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		61 OF 118	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		50 OF 81	



D

C

B

A


D

C

B


A

AUDIO CODEC, ANALOG BLOCKS
APPLE P/N 353S4080




4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2456

PLACE XW6201 NEAR 5V SOURCE




SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE		DRAWING NUMBER	
AUDIO:CODEC, ANALOG		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		<BRANCH>	
PROPRIETARY PROPERTY OF APPLE INC.		PAGE	
THE POSSESSOR AGREES TO THE FOLLOWING:		62 OF 118	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		51 OF 81	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE			
AUDIO:CODEC, DIGITAL			
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	63 OF 118
		SHEET	52 OF 81



4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)
APN: 353S2888 & 353S2958
GAIN = +3 DB
1ST ORDER FC (L&R) = NOM 569 HZ
1ST ORDER FC (SUB) = NOM 9 HZ



SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE		AUDIO: SPEAKER AMP	
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	64 OF 118
		SHEET	53 OF 81



SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE			
AUDIO: JACK			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	65 OF 118
		SHEET	54 OF 81



CODEC OUTPUT SIGNAL PATHS				
FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL
HP/HS OUT	0X02 (2)	0X02 (2)	0X10 (16)	N/A
TWEETERS	0X03 (3)	0X03 (3)	0X12 (18)	CODEC GPIO08
SUB	0X04 (4)	0X04 (4)	0X13 (19)	CODEC GPIO09
SPDIF OUT	N/A	0X0E (14)	0X21 (33)	N/A

CODEC INPUT SIGNAL PATHS				
FUNCTION	CONVERTER	PIN COMPLEX	VREF	
DMIC 1	0X09 (9)	0X1C (28)	3.3V	
DMIC 2	0X09 (9)	0X1C (28)	3.3V	
HEADSET MIC	0X07 (7)	0X18 (24)	2.7V	

OTHER CODEC GPIO LINES				
LEFT SPEAKER ID	GPIO2	INPUT	HIGH = FG, LOW = MERRY	
RIGHT SPEAKER ID	GPIO3	INPUT	HIGH = FG, LOW = MERRY	
DFET CONTROL	GPIO4	OUTPUT	HIGH = DFETs OPEN	

2-MIC CONNECTOR
APN: 518S0769

SPEAKER CONNECTOR
HP=80HZ
APN: 518S0672

CRITICAL
J6602
78171-6006
M-RT-SM

CRITICAL
J6603
78171-6006
M-RT-SM

APN: 514-0875

J6600
AUDIO-SPDIF-J44
F-RT-TH

9 VIN
10 VDD
11 GND
OPERATING VOLTAGE 3.3
POF


12
13
14
15
SHELL PINS

SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE			
AUDIO: JACK TRANSLATORS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	66 OF 118
		SHEET	55 OF 81


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



MagSafe DC Power Jack




PAGE TITLE		PAGE TITLE	
DC-In & Battery Connectors		DC-In & Battery Connectors	
Apple Inc.		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE		THE INFORMATION CONTAINED HEREIN IS THE	
PROPRIETARY PROPERTY OF APPLE INC.		PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:		THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED		IV ALL RIGHTS RESERVED	



C

A




Vout = 1.85V max
95A max output
f = 450 kHz


SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
CPU VR12.5 VCC Power Stage		DRAWING NUMBER	
Apple Inc.		<SCH_NUM> D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		73 OF 118	
		SHEET	
		59 OF 81	



DDR3L (1V35 S3) REGULATOR




SYNC MASTER=J15_MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
1.35V		DDR3L SUPPLY	
 Apple Inc.		DRAWING NUMBER	
		<SCH_NUM>	
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		<BRANCH>	
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		74 OF 118	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		60 OF 81	
IV ALL RIGHTS RESERVED			





1V05 S0 REGULATOR




OCF = R7641 x 8.5uA / R7640
OCF = 14.4A

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012		A
PAGE TITLE				
1V05V POWER SUPPLY				
 Apple Inc.		DRAWING NUMBER		SIZE
		<SCH_NUM>		D
		REVISION		
		<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE		<BRANCH>		
PROPRIETARY PROPERTY OF APPLE INC.				
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		76 OF 118		
II NOT TO REPRODUCE OR COPY IT		SHEET		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		62 OF 81		
IV ALL RIGHTS RESERVED				

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




1.5V S0 Regulator




1.05V SUS LD0

Lynx Point-H requires JTAG pull-ups to be powered at 1.05V in SUS.
Pull-ups (3) must be 51 ohms to support XDP (not required in production).
70mA is required to support pull-ups. Alternative is strong voltage
dividers (200/100) to 3.3V SUS, which burns 100mW in all S-states.



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	78 OF 118
		SHEET	64 OF 81



EDP is per J45 Power Budget rev5

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.3 A (EDP)

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.1 A (EDP)

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.3 A (EDP)

MOSFET	SLG5AP1438V
CHANNEL	N-TYPE
RDS(ON)	9.6 mOhm
LOADING	4.8 A (EDP)

SENSOR_NONPROD_R


MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.5 A (EDP)

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5 A (EDP)

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 MOHM @4.5V
LOADING	2.8 A (EDP)

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max

PAGE TITLE		SYNC DATE=10/31/2012	
Power FETs		DRAWING NUMBER	
Apple Inc.		<SCH_NUM> D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		80 OF 118	
		SHEET	
		65 OF 81	



SYNC MASTER=CHANG J45

SYNC DATE=03/15/2013

Power Control 1/ENABLE

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPERTY OF APPLE INC. THE
POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>


BRANCH
<BRANCH>

PAGE
81 OF 118

SHEET
66 OF 81



LCD PANEL INTERFACE (eDP)



LCD Panel HPD & AUX strapping

CRITICAL
J8300
20525-130E-01
F-RT-SM

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
eDP Display Connector			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	
		BRANCH <BRANCH>	
		PAGE 83 OF 118	
		SHEET 67 OF 81	



D

C

B

A


D

C


B

A

Wire-to-Board (Micro-coax) Connector




Board-to-Board (Flex) Connector




SYNC_MASTER=J15_MLB		SYNC_DATE=10/31/2012	
PAGE TITLE		DRAWING NUMBER	
RIO Connectors		SIZE	
Apple Inc.		<SCH_NUM> D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		95 OF 118	
		SHEET	
		68 OF 81	




Display Aliases




CPU signals






Thunderbolt Signals Through PEG



Unused PEG Lanes



Unused signals



SYNC_MASTER=J15_MLB		SYNC_DATE=10/31/2012	
PAGE TITLE		Signal Aliases	
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		BRANCH
	<E4LABEL>		<BRANCH>
PAGE		102 OF 118	
SHEET		70 OF 81	



Functional Test Points

D

D

C

C

B

B

A

A

J3501 - airport	
TRUE AP CLKREQ0 Q L	34
TRUE AP RESET CONN L	34
TRUE PCIE AP D2R PI N	34 76
TRUE PCIE AP D2R PI P	34 76
TRUE PCIE AP R2D N	34 76
TRUE PCIE AP R2D P	34 76
TRUE PCIE CLK100M AP CONN N	34 76
TRUE PCIE CLK100M AP CONN P	34 76
TRUE PCIE WAKE L	12 34 36 76
TRUE PP3V3 S3RS4 BT F	34
TRUE PP3V3 WLAN	34 42
TRUE USB BT CONN N	34 75
TRUE USB BT CONN P	34 75
TRUE WIFI EVENT L	34 41 42
TRUE GND	4X

J4002 - Camera	
TRUE MIPI CLK CONN N	37 79
TRUE MIPI CLK CONN P	37 79
TRUE CAM SENSOR WAKE L CONN	37
TRUE MIPI DATA CONN N	37 79
TRUE MIPI DATA CONN P	37 79
TRUE SMBUS SMC 0 S0 SDA	37 41 44 48 88
TRUE SMBUS SMC 0 S0 SCL	37 41 44 48 88
TRUE I2C CAM SCK	36 37
TRUE I2C CAM SDA	36 37
TRUE PP5V S3RS0 ALSCAM F	37
TRUE GND	

J9500 - rio coax	
TRUE HDMI CLK N	5 68 70 74
TRUE HDMI CLK P	5 68 70 74
TRUE HDMI DATA N<0>	68 70 74
TRUE HDMI DATA N<1>	68 70 74
TRUE HDMI DATA N<2>	68 70 74
TRUE HDMI DATA P<0>	68 70 74
TRUE HDMI DATA P<1>	68 70 74
TRUE HDMI DATA P<2>	68 70 74

TRUE USB3 SD D2R N	13 20 68 76
TRUE USB3 SD D2R P	13 20 68 76
TRUE USB3 SD R2D C N	13 20 68 76
TRUE USB3 SD R2D C P	13 20 68 76
TRUE USB3 EXTB D2R N	13 68 75
TRUE USB3 EXTB D2R P	13 68 75
TRUE USB3 EXTB R2D N	68 75
TRUE USB3 EXTB R2D P	68 75
TRUE USB EXTB N	13 68 75
TRUE USB EXTB P	13 68 75
TRUE GND	19X

J9510 - rio flex	
TRUE SD PWR EN	13 18 68
TRUE PP1V5R1V35 S0 RIO	68
TRUE HDMI DDC CLK	12 68 70
TRUE HDMI DDC DATA	12 68 70
TRUE HDMI HPD L	
TRUE SMBUS PCH CLK	13 18 22 44 63 68 76
TRUE SMBUS PCH DATA	13 18 22 44 63 68 76
TRUE PM SLP S3 BUF L	51 65 66 68
TRUE PM SLP S4 L	12 21 34 38 41 66 68
TRUE PP3V3 S3	3X 13 20 21 22 44 46 47 65 68 69 71
TRUE PP3V3 S4	20 21 22 44 46 47 65 66 68
TRUE PP5V S4	5X 38 51 61 65 66 67 68 69
TRUE RIO SDCONN STATE CHANGE L	26 68
TRUE USB EXTB OC L	18 68
TRUE GND	10X

J5150 - hall effect	
TRUE PP3V42 G3H	19 35 38 39 41 42 43 44 50 56
TRUE SMC LID R	43
TRUE GND	

J6050 - left fan	
TRUE FAN LT PWM	49
TRUE FAN LT TACH	49
TRUE PP5V S0	3X 18 19 37 49 50 58 59 62 63
TRUE GND	5X

J6060 - right fan	
TRUE FAN RT PWM	49
TRUE FAN RT TACH	49
TRUE PP5V S0	3X 18 19 37 49 50 58 59 62 63
TRUE GND	5X

J6100 - lpc + spi	
TRUE LPCPLUS GPIO	14 50
TRUE LPCPLUS RESET L	20 50 76
TRUE LPC AD<0>	13 41 50 76
TRUE LPC AD<1>	13 41 50 76
TRUE LPC AD<2>	13 41 50 76
TRUE LPC AD<3>	13 41 50 76
TRUE LPC CLK33M LPCPLUS	19 50 76
TRUE LPC FRAME L	13 41 50 76
TRUE LPC PWRDWN L	12 20 41 50
TRUE LPC SERIRQ	13 41 50
TRUE PM CLKRUN L	12 41 50
TRUE PP5V S0	18 19 37 49 50 58 59 62 63 65
TRUE SMC RESET L	41 42 50 57
TRUE SMC ROMBOOT	42 50
TRUE SMC RX L	41 42 50
TRUE SMC TCK	41 42 50
TRUE SMC TDI	41 42 50
TRUE SMC TDO	41 42 50
TRUE SMC TMS	41 42 50
TRUE SMC TX L	41 42 50
TRUE SPIROM USE MLB	14 50
TRUE SPI ALT CLK	50
TRUE SPI ALT CS L	50
TRUE SPI ALT MIS0	50
TRUE SPI ALT MOSI	50
TRUE TP SMC MD1	50
TRUE TP SMC TRST L	50
TRUE GND	2X

J4800 - ipd flex	
TRUE Z2 CS L	39
TRUE Z2 MOSI	39
TRUE Z2 MISO	39
TRUE Z2 SCLK	39
TRUE Z2 HOST INTN	39
TRUE Z2 CLKIN	39
TRUE Z2 KEY ACT L	39
TRUE PS0C F CS L	39
TRUE PICKB L	39
TRUE PS0C MOSI	39
TRUE PS0C MISO	39
TRUE PS0C SCLK	39
TRUE SMBUS SMC 2 S3 SCL	39 41 44 88
TRUE SMBUS SMC 2 S3 SDA	39 41 44 88
TRUE SMC LID	39 41 42 43
TRUE SMC T101 COM 1	
TRUE PP3V3 S4	20 34 39 42 43 46 47 65 66 68
TRUE PP5V S5	39 61 65 69 71
TRUE GND	2X

J4813 - keyboard	
TRUE PP3V3 S4	20 34 39 42 43 46 47 65 66 68
TRUE PP3V42 G3H	19 35 38 39 41 42 43 44 50 56
TRUE WS CONTROL KBD	39
TRUE WS KBD1	39
TRUE WS KBD10	39
TRUE WS KBD11	39
TRUE WS KBD12	39
TRUE WS KBD13	39
TRUE WS KBD14	39
TRUE WS KBD15 CAP	39
TRUE WS KBD16 NUM	39
TRUE WS KBD17	39
TRUE WS KBD18	39
TRUE WS KBD19	39
TRUE WS KBD2	39
TRUE WS KBD20	39
TRUE WS KBD21	39
TRUE WS KBD22	39
TRUE WS KBD23	39
TRUE WS KBD3	39
TRUE WS KBD4	39
TRUE WS KBD5	39
TRUE WS KBD6	39
TRUE WS KBD7	39
TRUE WS KBD8	39
TRUE WS KBD9	39
TRUE WS KBD ONOFF L	39
TRUE WS LEFT OPTION KBD	39
TRUE WS LEFT SHIFT KBD	39
TRUE GND	2X

J4915 - kbd bklt	
TRUE KBDBKLT RETURN1	2X 40 63
TRUE KBDBKLT RETURN2	2X 40 63
TRUE PPVOUT S0 KBDBKLT	40 63
TRUE GND	4X

J6701 - audio flex	
TRUE AUD_HP_PORT L	51 55
TRUE AUD_HP_PORT R	51 55
TRUE AUD SPDIF OUT JACK	
TRUE AUD TIPDET INV	
TRUE AUD TYPEDET	51 55
TRUE AUD CONN MIC XW	4X
TRUE CH HS MIC	
TRUE PP3V3 S0	18 19 37 49 50 58 59 62 63 65
TRUE AUD CONN SLEEVE XW	4X 54 55
TRUE US HS MIC	
TRUE GND	2X GND

J6601 - mic	
TRUE DMIC CLK3	52 55
TRUE PP3V3 S0	18 19 37 49 50 58 59 62 63 65
TRUE DMIC SDA2	55
TRUE DMIC SDA3	52 55
TRUE GND	

J6602 - L speaker	
TRUE SPKRCONN L ID	52 55
TRUE SPKRCONN L OUT N	53 55 81
TRUE SPKRCONN L OUT P	53 55 81
TRUE SPKRCONN SL OUT N	53 55 81
TRUE SPKRCONN SL OUT P	53 55 81
TRUE GND	

J6603 - R speaker	
TRUE SPKRCONN R ID	52 55
TRUE SPKRCONN R OUT N	53 55 81
TRUE SPKRCONN R OUT P	53 55 81
TRUE SPKRCONN SR OUT N	53 55 81
TRUE SPKRCONN SR OUT P	53 55 81
TRUE GND	

J7000 - DC PWR	
TRUE ADAPTER SENSE	56
TRUE PP20V DCIN FUSE	2X 56
TRUE GND	2X

J7050 - battery	
TRUE PPVBAT G3H CONN	8X 56 57
TRUE SMBUS SMC 5 G3 SCL	41 44 56 57 88
TRUE SMBUS SMC 5 G3 SDA	41 44 56 57 88
TRUE SYS DETECT L	56
TRUE GND	8X


J8300 - eDP	
TRUE DP INT AUX N	67 74
TRUE DP INT AUX P	67 74
TRUE DP INT ML N<0>	67 74
TRUE DP INT ML N<1>	67 74
TRUE DP INT ML N<2>	67 74
TRUE DP INT ML N<3>	67 74
TRUE DP INT ML P<0>	67 74
TRUE DP INT ML P<1>	67 74
TRUE DP INT ML P<2>	67 74
TRUE DP INT ML P<3>	67 74
TRUE LCD FSS	63 67
TRUE LCD HPD CONN	67
TRUE LED RETURN 1	63 67
TRUE LED RETURN 2	63 67
TRUE LED RETURN 3	63 67
TRUE LED RETURN 4	63 67
TRUE LED RETURN 5	63 67
TRUE LED RETURN 6	63 67
TRUE PP5VR3V3 SW LCD	3X 67
TRUE PPVOUT S0 LCDBKLT	63 67
TRUE GND	16X

Power Rails	
TRUE PM SLP S3 L	12 21 41 66
TRUE PPVTT S0 DDR	21 27 60 69
TRUE PP3V3 S0	60 66 67 69 71 81
TRUE PP3V3 S3	35 44 45 46 47 48 49 51 52 55
TRUE PP3V3 S5	72 20 21 22 44 46 47 65 68 69
TRUE PP3V3 S5 AVREF SMC	31 32 34
TRUE PP3V42 G3H	41 42
TRUE PP5V S0	18 19 37 49 50 58 59 62 63 65
TRUE PP5V S3	21 37 60 65 66 69
TRUE PP5V S5	39 61 65 69 71
TRUE PPBUS G3H	39 45 56 57 63 69
TRUE PPDCIN G3H	56 57 69
TRUE PPVCC S0 CPU	6 8 10 46 59 69
TRUE PPVTDDR S3	60 69
TRUE PP3V3 S0SW SSD	35 46 69
TRUE PP1V5 S0	12 13 15 17 19 52 64 66 68
TRUE PP1V35 S3	21 22 46 60 65 69

XDP	
TRUE XDP CPU TCK	6 18 74
TRUE XDP PCH TCK	11 18
TRUE XDP CPU TDI	6 18 74
TRUE XDP CPU TDO	6 18 74
TRUE XDP CPUPCH TRST L	6 18 74
TRUE XDP CPU TMS	6 18 74
TRUE XDP PCH TMS	11 18
TRUE XDP PCH TDI	11 18
TRUE XDP PCH TDO	11 18
TRUE XDP CPU PREQ L	6 18 74
TRUE XDP CPU PRDY L	6 18 74
TRUE PM RSMRST L	12 66 76
TRUE PM PCH PWROK	12 19 76
TRUE PM SYSRST L	12 19 41 76
TRUE CPU CFG<3>	6 18 74
TRUE PP1V05 S0	14 15 17 18 42 62 66 69
TRUE GND	2X GND

Power Sequence	
TRUE SMC ONOFF L	39 41 42
TRUE PM DSW PWRGD	12 41 76
TRUE ALL SYS PWRGD	18 19 41 58 66
TRUE PM PCH SYS PWROK	12 18 19 41 76
TRUE PLT RESET L	12 18 20 21
TRUE EDP IG PANEL PWR	12 67 70
TRUE EDP IG BKL ON	12 63 70

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
Functional Test Points			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	104 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	71 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



8

7

6

5

4

3

2

1

J15 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS		BOARD UNITS (ALL OF MM)	ALLEGRO OVERSIGHT
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, P65BGA		MM	16.2
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.186 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.146 MM	0.146 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.155 MM	0.155 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.105 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.101 MM	0.101 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?

Stackup-Defined Spacing Rules

Note: Outer dielectric is 0.058 mm nominal,
Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1X_DIELECTRIC	TOP, BOTTOM	0.058 MM	?
1X_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1X_DIELECTRIC	ISL2, ISL5, ISL6, ISL7, ISL8, ISL11	0.101 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

8

7

6

5

4

3

2

1

PCB Rule Definitions

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

<SCH_NUM> D

<E4LABEL>

<BRANCH>

110 OF 118

73 OF 81



CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2X_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	28 MIL	?	CPU_VREF	*	12 MIL	?
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_2SAME	*	=3X_DIELECTRIC	?	DMI_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DMI_TXRX	*	=6X_DIELECTRIC	?	DMI_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICK2N2S	*	=6X_DIELECTRIC	?	DMICK2N2S	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICK2S2N	*	=3X_DIELECTRIC	?	DMICK2S2N	TOP,BOTTOM	=6X_DIELECTRIC	?
DMICK20THER	*	=4X_DIELECTRIC	?	DMICK20THER	TOP,BOTTOM	=4X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_*	=SAME	*	DMI_2SAME
DMI_N2S	DMI_S2N	*	DMI_TXRX
DMI_S2N	DMI_N2S	*	DMI_TXRX
CLK_DMI	DMI_N2S	*	DMICK2N2S
CLK_DMI	DMI_S2N	*	DMICK2S2N
CLK_DMI	*	*	DMICK20THER

PEG - SSD & TBT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_2SAME	*	=3X_DIELECTRIC	?	PEG_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PEG_TXRX	*	=6X_DIELECTRIC	?	PEG_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PEG_20THER	*	=4X_DIELECTRIC	?	PEG_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?
PEG_2CLK	*	=7X_DIELECTRIC	?	PEG_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_*	=SAME	*	PEG_2SAME
PEG_R2D	PEG_D2R	*	PEG_TXRX
PEG_*	*	*	PEG_20THER
PEG_*	CLK_*	*	PEG_2CLK

DIGITAL VIDEO SIGNAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	*	=3X_DIELECTRIC	?	DP_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DP_20THER	*	=4X_DIELECTRIC	?	DP_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?
HDMICKL_2CLK	*	=7X_DIELECTRIC	?	HDMICKL_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
HDMICKL_2DP	*	=4X_DIELECTRIC	?	HDMICKL_2DP	TOP,BOTTOM	=6X_DIELECTRIC	?
HDMICKL_20THER	*	=7X_DIELECTRIC	?	HDMICKL_20THER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	=SAME	*	DP_2SAME
DISPLAYPORT	*	*	DP_20THER
HDMI_CLK	CLK_*	*	HDMICKL_2CLK
HDMI_CLK	DISPLAYPORT	*	HDMICKL_2DP
HDMI_CLK	*	*	HDMICKL_20THER

DisplayPort/TMDs intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.
DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.
SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.
MAX LENGTH OF DISPLAYPORT/TMDs TRACES: 13 INCHES.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N P<3:0>	5 12 72
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N N<3:0>	5 12 72
DMI_N2S	CPU_85D	DMI_N2S	DMI_N2S P<3:0>	5 12 72
DMI_N2S	CPU_85D	DMI_N2S	DMI_N2S N<3:0>	5 12 72
FDI_INT	CPU_50S	CPU_AGTI	FDI_INT	5 12
FDI_CSYSN	CPU_50S	CPU_AGTI	FDI_CSYSN	5 12
DMI_CLK	CPU_85D	CLK_DMT	DMI_CLK100M CPU P	6 11
DMI_CLK	CPU_85D	CLK_DMT	DMI_CLK100M CPU N	6 11
CPU_CLK135_PLI	CPU_85D	CLK_PCTF	CPU_CLK135M DPLLREF N	6 11
CPU_CLK135_PLI	CPU_85D	CLK_PCTF	CPU_CLK135M DPLLREF P	6 11
CPU_CLK135_PLI	CPU_85D	CLK_PCTF	CPU_CLK135M DPLLSS N	6 11
CPU_CLK135_PLI	CPU_85D	CLK_PCTF	CPU_CLK135M DPLLSS P	6 11
CPU_EDP_COMP	CPU_27P4S	CPU_COMP	CPU_EDP_RCOMP	5
CPU_PEG_COMP	CPU_27P4S	CPU_COMP	CPU_PEG_RCOMP	5
CPU_CFG	CPU_45S	CPU_ITP	CPU_CFG<19..0>	6 18 71
XDP_CLK_PCH	CLK_PCTF_85D	CLK_PCTF	NC ITPXDP CLK100MP	11 72
XDP_CLK_PCH	CLK_PCTF_85D	CLK_PCTF	NC ITPXDP CLK100MN	11 72
XDP_TDI	CPU_45S	CPU_ITP	XDP_CPU_TDI	6 18 71
XDP_TDO	CPU_45S	CPU_ITP	XDP_CPU_TDO	6 18 71
XDP_TMS	CPU_45S	CPU_ITP	XDP_CPU_TMS	6 18 71
XDP_TCK	CPU_45S	CPU_ITP	XDP_CPU_TCK	6 18 71
XDP_TRST_L	CPU_45S	CPU_ITP	XDP_CPUCH_TRST_L	6 18 71
XDP_BPM	CPU_45S	CPU_ITP	XDP_BPM L<3..0>	6 18
XDP_BPM_L	CPU_45S	CPU_ITP	XDP_BPM L<7..4>	6 18
XDP_DBRESET_L	CPU_45S	CPU_ITP	XDP_DBRESET_L	6 18 19
XDP_PRDY_L	CPU_45S	CPU_ITP	XDP_CPU_PRDY_L	6 18 71
XDP_PREQ_L	CPU_45S	CPU_ITP	XDP_CPU_PREQ_L	6 18 71
CPU_CATERR_L	CPU_45S	CPU_AGTI	CPU_CATERR_L	6 41
CPU_PECT	CPU_45S	CPU_VTD	CPU_PECT	6 14 42
CPU_PROCHOT_L	CPU_45S	CPU_AGTI	CPU_PROCHOT_L	6 41 42 58
CPU_PWRGD	CPU_45S	CPU_AGTI	CPU_PWRGD	6 14 18
PM_THRMTRIP_L	CPU_45S	CPU_AGTI	PM_THRMTRIP_L	6 14 42
PM_MEM_PWRGD	CPU_45S	CPU_AGTI	PM_MEM_PWRGD	6 12 21
PM_SYNC	CPU_45S	CPU_AGTI	PM_SYNC	6 12
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2..0>	6
CPU_VID	CPU_45S	CPU_VTD	CPU_VIDSOUT	8 58
CPU_VTD	CPU_45S	CPU_VTD	CPU_VIDSClk	8 58
CPU_VTD	CPU_45S	CPU_VTD	CPU_VIDALERT_L	8 58
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	8 58
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	9 58
CPU_MEM_VREF		CPU_VREF	CPU_DIMMA_VREFDQ	7 22
CPU_MEM_VREF		CPU_VREF	CPU_DIMMB_VREFDQ	7 22
CPU_MEM_VREF		MEM_PWR	PP0V75_S3_MEM_VREFDQ_A	22 23 24 70 77
CPU_MEM_VREF		CPU_VREF	PP0V75_S3_MEM_VREFDQ_B	22 25 26 70
CPU_MEM_VREF		MEM_PWR	PP0V75_S3_MEM_VREFCA_A	22 23 24 70 77
CPU_MEM_VREF		CPU_VREF	PP0V75_S3_MEM_VREFCA_B	22 25 26 70
PEG_D2R_TBT	CPU_85D	PEG_D2R	PCIE TBT D2R P<3..0>	5 28 70
PEG_D2R_TBT	CPU_85D	PEG_D2R	PCIE TBT D2R N<3..0>	5 28 70
PEG_D2R_TBT	CPU_85D	PEG_D2R	PCIE TBT D2R C P<3..0>	28 72
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE TBT D2R C N<3..0>	28 72
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE TBT R2D P<3..0>	28 72
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE TBT R2D C P<3..0>	5 28 70
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE TBT R2D C N<3..0>	5 28 70

DP AUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_C P<3..0>	5 67 70
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_C N<3..0>	5 67 70
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_P<3..0>	67 71 74
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_N<3..0>	67 71 74
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_F_P<3..0>	67
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_F_N<3..0>	67
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_P<3..0>	67 71 74
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_N<3..0>	67 71 74
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP_INT_AUXCH_C_P	5 67 70
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP_INT_AUXCH_C_N	5 67 70
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP_INT_AUX_P	67 71
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP_INT_AUX_N	67 71

DP / HDMI NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
HDMI_DATA	DP_85D	DISPLAYPORT	HDMI_DATA P<2..0>	68 70 71
HDMI_DATA	DP_85D	DISPLAYPORT	HDMI_DATA N<2..0>	68 70 71
HDMI_CLK	DP_85D	HDMI_CLK	HDMI_CLK_P	5 68 70 71
HDMI_CLK	DP_85D	HDMI_CLK	HDMI_CLK_N	5 68 70 71
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_C P<3..0>	5 28 70
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_C N<3..0>	5 28 70
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_P<3..0>	28
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_N<3..0>	28
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_C P<3..0>	5 28 70
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_C N<3..0>	5 28 70
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_P<3..0>	28
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_N<3..0>	28
TBTSNK0_AUXCH	DP_85D		DP_TBTSNK0_AUXCH_P	28
TBTSNK0_AUXCH	DP_85D		DP_TBTSNK0_AUXCH_N	28
TBTSNK0_AUXCH	DP_85D		DP_TBTSNK0_AUXCH_C_P	12 28 70
TBTSNK0_AUXCH	DP_85D		DP_TBTSNK0_AUXCH_C_N	12 28 70
TBTSNK1_AUXCH	DP_85D		DP_TBTSNK1_AUXCH_P	28
TBTSNK1_AUXCH	DP_85D		DP_TBTSNK1_AUXCH_N	28
TBTSNK1_AUXCH	DP_85D		DP_TBTSNK1_AUXCH_C_P	12 28 70
TBTSNK1_AUXCH	DP_85D		DP_TBTSNK1_AUXCH_C_N	12 28 70

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE		CPU Constraints	
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	111 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	74 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?	SATA_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?	SATA_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
SATA_20THER	*	=4X_DIELECTRIC	?	SATA_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?
SATA_RCOMP	*	=6X_DIELECTRIC	?	SATA_RCOMP	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	=SAME	*	SATA_2SAME
SATA_R2D	SATA_D2R	*	SATA_TXRX
SATA_*	*	*	SATA_20THER

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?	USB	TOP,BOTTOM	=6X_DIELECTRIC	?
USB_RBIAS	*	=6X_DIELECTRIC	?	USB_RBIAS	TOP,BOTTOM	=10X_DIELECTRIC	?
BT_WAKE	*	=4X_DIELECTRIC	?	BT_WAKE	TOP,BOTTOM	=6X_DIELECTRIC	?

USB 3.0 INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?	USB3_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?	USB3_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
USB3_20THER	*	=4X_DIELECTRIC	?	USB3_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	=SAME	*	USB3_2SAME
USB3_R2D	USB3_D2R	*	USB3_TXRX
USB3_*	*	*	USB3_20THER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_SLOW	*	=4X_DIELECTRIC	?
CLK_25M	*	=5X_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.
NOTE: Latest Intel DG calls out 50ohms SE for sys clocks

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	SATA_R5D	SATA_R2D		NC SATA A R2D_CP	11 72
	SATA_R5D	SATA_R2D		NC SATA A R2D_CN	11 72
	SATA_R5D	SATA_D2R		NC SATA A D2RP	11 72
	SATA_R5D	SATA_D2R		NC SATA A D2RN	11 72
	SATA_R5D	SATA_R2D		NC SATA B R2D_CP	11 72
	SATA_R5D	SATA_R2D		NC SATA B R2D_CN	11 72
	SATA_R5D	SATA_D2R		NC SATA B D2RP	11 72
	SATA_R5D	SATA_D2R		NC SATA B D2RN	11 72
	PCH_SATA_RCOMP	SATA_45SE	SATA_RCOMP	PCH_SATA_RCOMP	11
	USB_EXT_A	USB_85D	USB	USB_EXT_A_P	13 38
	USB_EXT_A	USB_85D	USB	USB_EXT_A_N	13 38
	USB_EXT_A	USB_85D	USB	USB_EXT_A_MUXED_P	38
	USB_EXT_A	USB_85D	USB	USB_EXT_A_MUXED_N	38
	USB_EXT_A	USB_85D	USB	USB_LT1_P	38
	USB_EXT_A	USB_85D	USB	USB_LT1_N	38
	USB_NC	USB_85D	USB	NC_USB_EXTCP	13 72
	USB_NC	USB_85D	USB	NC_USB_EXTCN	13 72
	USB_NC	USB_85D	USB	NC_USB_SDP	13 72
	USB_NC	USB_85D	USB	NC_USB_SDN	13 72
	CPU_45S	CPU_ITP		SMC_DEBUGPRT_RX_L	38 41 42
	CPU_45S	CPU_ITP		SMC_DEBUGPRT_TX_L	38 41 42
	USB_SMC	USB_85D	USB	NC_USB_SMCP	72
	USB_SMC	USB_85D	USB	NC_USB_SMCN	72
	USB_NC	USB_85D	USB	NC_USB_6P	13 72
	USB_NC	USB_85D	USB	NC_USB_6N	13 72
	USB_NC	USB_85D	USB	NC_USB_7P	13 72
	USB_NC	USB_85D	USB	NC_USB_7N	13 72
	USB_EXTB	USB_85D	USB	USB_EXTB_P	13 68 71
	USB_EXTB	USB_85D	USB	USB_EXTB_N	13 68 71
	USB_NC	USB_85D	USB	NC_USB_EXTRDP	13 72
	USB_NC	USB_85D	USB	NC_USB_EXTRDN	13 72
	USB_BT	USB_85D	USB	USB_BT_P	13 34
	USB_BT	USB_85D	USB	USB_BT_N	13 34
		USB_85D	USB	USB_BT_CONN_P	34 71
		USB_85D	USB	USB_BT_CONN_N	34 71
	USB_NC	USB_85D	USB	NC_USB_IRP	13 72
	USB_NC	USB_85D	USB	NC_USB_IRN	13 72
	USB_TPAD	USB_85D	USB	USB_TPAD_P	13 39
	USB_TPAD	USB_85D	USB	USB_TPAD_N	13 39
		USB_85D	USB	USB_TPAD_R_P	39
		USB_85D	USB	USB_TPAD_R_N	39
	PCH_USB_RBIAS	PCH_USB_RBIAS	USB_RBIAS	PCH_USB_RBIAS	13
	USB3_EXT_A_RX	USB_85D	USB3_D2R	USB3_EXT_A_D2R_P	13 38
	USB3_EXT_A_RX	USB_85D	USB3_D2R	USB3_EXT_A_D2R_N	13 38
		USB_85D	USB3_D2R	USB3_EXT_A_D2R_C_P	
		USB_85D	USB3_D2R	USB3_EXT_A_D2R_C_N	
	USB3_EXT_A_TX	USB_85D	USB3_R2D	USB3_EXT_A_R2D_P	38
	USB3_EXT_A_TX	USB_85D	USB3_R2D	USB3_EXT_A_R2D_N	38
		USB_85D	USB3_R2D	USB3_EXT_A_R2D_C_P	13 38
		USB_85D	USB3_R2D	USB3_EXT_A_R2D_C_N	13 38
	USB3_EXTB_RX	USB_85D	USB3_D2R	USB3_EXTB_D2R_P	13 68 71
	USB3_EXTB_RX	USB_85D	USB3_D2R	USB3_EXTB_D2R_N	13 68 71
		USB_85D	USB3_D2R	USB3_EXTB_D2R_C_P	
		USB_85D	USB3_D2R	USB3_EXTB_D2R_C_N	
	USB3_EXTB_TX	USB_85D	USB3_R2D	USB3_EXTB_R2D_P	68 71
	USB3_EXTB_TX	USB_85D	USB3_R2D	USB3_EXTB_R2D_N	68 71
		USB_85D	USB3_R2D	USB3_EXTB_R2D_C_P	13 68
		USB_85D	USB3_R2D	USB3_EXTB_R2D_C_N	13 68
	NC_USB3	USB_85D	USB3_D2R	NC_USB3_EXTC_D2RP	13 72
	NC_USB3	USB_85D	USB3_D2R	NC_USB3_EXTC_D2RN	13 72
		USB_85D	USB3_R2D	NC_USB3_EXTC_R2D_CP	13 72
		USB_85D	USB3_R2D	NC_USB3_EXTC_R2D_CN	13 72
	NC_USB3	USB_85D	USB3_D2R	NC_USB3_EXTD_D2RP	13 72
	NC_USB3	USB_85D	USB3_D2R	NC_USB3_EXTD_D2RN	13 72
		USB_85D	USB3_R2D	NC_USB3_EXTD_R2D_CP	13 72
		USB_85D	USB3_R2D	NC_USB3_EXTD_R2D_CN	13 72

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW	SYSCLK_CLK32K_RTC	11 19
	SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_SB	11 19
	SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA	11 37
	SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT	19 28
		CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R	28

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		112	OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		75	OF 81
IV ALL RIGHTS RESERVED			



LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2X_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Single Net Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_SE	*	=2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_SE	TOP,BOTTOM	=3X_DIELECTRIC	?

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_2SAME	*	=2X_DIELECTRIC	?
PCIE_TXRX	*	=6X_DIELECTRIC	?
PCIE_20THER	*	=4X_DIELECTRIC	?
PCIE_2CLK	*	=7X_DIELECTRIC	?
PCIECLK_20THER	*	=7X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PCIE_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIE_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?
PCIE_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIECLK_20THER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_*	=SAME	*	PCIE_2SAME
PCIE_R2D	PCIE_D2R	*	PCIE_TXRX
PCIE_*	*	*	PCIE_20THER
PCIE_*	CLK_*	*	PCIE_2CLK
CLK_PCIE	*	*	PCIECLK_20THER

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_45S	LPC	LPC AD<3..0>	13 41 60 71
LPC_FRAME_I	LPC_45S	LPC	LPC FRAME L	13 41 60 71
LPC_RESET_I	LPC_45S	LPC	LPCPLUS RESET L	20 60 71
SMBUS_PCH_CLK	SMB_45S	SMB	SMBUS PCH CLK	13 18 22 44 63 68 71
SMBUS_PCH_DATA	SMB_45S	SMB	SMBUS PCH DATA	13 18 22 44 63 68 71
SMBUS_PCH_0_CLK	SMB_45S	SMB	SML PCH 0 CLK	13 44
SMBUS_PCH_0_DATA	SMB_45S	SMB	SML PCH 0 DATA	13 44
SMBUS_PCH_1_CLK	SMB_45S	SMB	SML PCH 1 CLK	13 44
SMBUS_PCH_1_DATA	SMB_45S	SMB	SML PCH 1 DATA	13 44
HDA_BIT_CLK	HDA_45S	HDA	HDA BIT CLK	11 52
HDA_SYNC	HDA_45S	HDA	HDA BIT CLK R	11
HDA_SYNC	HDA_45S	HDA	HDA SYNC	11 52
HDA_SYNC_R	HDA_45S	HDA	HDA SYNC R	11
HDA_RST_L	HDA_45S	HDA	HDA RST R L	11
HDA_RST_I	HDA_45S	HDA	HDA RST L	11 62
HDA_SDI0	HDA_45S	HDA	HDA SDI0	11 62
HDA_SDI0_R	HDA_45S	HDA	CS4208 HDA SDOUT0 R	52
HDA_SDOUT	HDA_45S	HDA	HDA SDOUT	11 52
HDA_SDOUT_R	HDA_45S	HDA	HDA SDOUT R	11 19
SPT_CLK	SPT_45S	SPT	SPI CLK R	13 50
SPT_CLK	SPT_45S	SPT	SPI CLK	50
SPT_MOST	SPT_45S	SPT	SPI MOSI R	13 50
SPT_MISO	SPT_45S	SPT	SPI MOSI	50
SPT_MISO	SPT_45S	SPT	SPI MISO	13 50
SPT_CS0	SPT_45S	SPT	SPI CS0 R L	13 50
SPT_CS0	SPT_45S	SPT	SPI CS0 L	50
USB3_SD_R2D	USB3_85D	USB3_R2D	USB3 SD R2D C P	13 20 68 71
USB3_SD_R2D	USB3_85D	USB3_R2D	USB3 SD R2D C N	13 20 68 71
USB3_SD_D2R	USB3_85D	USB3_D2R	USB3 SD D2R P	13 20 68 71
USB3_SD_D2R	USB3_85D	USB3_D2R	USB3 SD D2R N	13 20 68 71
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D P	34 71
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D N	34 71
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D C P	13 34
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D C N	13 34
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D PI P	34
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D PI N	34
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R P	13 34
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R N	13 34
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R PI P	34 71
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R PI N	34 71
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D P	36 37
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D N	36 37
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D C P	13 37
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D C N	13 37
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R P	13 37
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R N	13 37
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R C P	36 37
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R C N	36 37
CLK_LPC_45S	CLK_LPC_45S	CLK_LPC	LPC CLK33M SMC R	11 19
CLK_LPC_45S	CLK_LPC_45S	CLK_LPC	LPC CLK33M SMC	19 41
CLK_LPC_45S	CLK_LPC_45S	CLK_LPC	LPC CLK33M LPCPLUS	19 50 71
CLK_LPC_45S	CLK_LPC_45S	CLK_LPC	LPC CLK33M LPCPLUS R	11 19
CLK_PCIE_100M	CLK_PCIE_100M	CLK_PCIE	PCH CLK33M PCIIN	11 19
CLK_PCIE_100M	CLK_PCIE_100M	CLK_PCIE	PCH CLK14P3M REFCLK	11
CLK_PCIE_100M	CLK_PCIE_100M	CLK_PCIE	PCH CLK33M PCIOUT	11 19
CLK_PCIE_100M_PCH	CLK_PCIE_100M_PCH	CLK_PCIE	PCIE CLK100M PCH P	11
CLK_PCIE_100M_PCH	CLK_PCIE_100M_PCH	CLK_PCIE	PCIE CLK100M PCH N	11
CLK_PCIE_100M_TBT	CLK_PCIE_100M_TBT	CLK_PCIE	PCIE CLK100M TBT P	11 28
CLK_PCIE_100M_TBT	CLK_PCIE_100M_TBT	CLK_PCIE	PCIE CLK100M TBT N	11 28
CLK_PCIE_100M_DOT	CLK_PCIE_100M_DOT	CLK_PCIE	PCH CLK96M DOT P	11
CLK_PCIE_100M_DOT	CLK_PCIE_100M_DOT	CLK_PCIE	PCH CLK96M DOT N	11
CLK_PCIE_100M_SATA	CLK_PCIE_100M_SATA	CLK_PCIE	PCH CLK100M SATA P	11
CLK_PCIE_100M_SATA	CLK_PCIE_100M_SATA	CLK_PCIE	PCH CLK100M SATA N	11
CLK_PCIE_100M_ENET	CLK_PCIE_100M_ENET	CLK_PCIE	PCIE CLK100M SD P	11
CLK_PCIE_100M_ENET	CLK_PCIE_100M_ENET	CLK_PCIE	PCIE CLK100M SD N	11
CLK_PCIE_100M_AP	CLK_PCIE_100M_AP	CLK_PCIE	PCIE CLK100M AP P	11 34
CLK_PCIE_100M_AP	CLK_PCIE_100M_AP	CLK_PCIE	PCIE CLK100M AP N	11 34
CLK_PCIE_100M_AP	CLK_PCIE_100M_AP	CLK_PCIE	PCIE CLK100M AP CONN P	34 71
CLK_PCIE_100M_AP	CLK_PCIE_100M_AP	CLK_PCIE	PCIE CLK100M AP CONN N	34 71
CLK_PCIE_100M_S2	CLK_PCIE_100M_S2	CLK_PCIE	PCIE CLK100M CAMERA P	11 37
CLK_PCIE_100M_S2	CLK_PCIE_100M_S2	CLK_PCIE	PCIE CLK100M CAMERA N	11 37
CLK_PCIE_100M_CAMERA	CLK_PCIE_100M_CAMERA	CLK_PCIE	PCIE CLK100M CAMERA C P	36 37
CLK_PCIE_100M_CAMERA	CLK_PCIE_100M_CAMERA	CLK_PCIE	PCIE CLK100M CAMERA C N	36 37
CLK_PCIE_100M_FW	CLK_PCIE_100M_FW	CLK_PCIE	PCIE CLK100M SSD P	11 35
CLK_PCIE_100M_FW	CLK_PCIE_100M_FW	CLK_PCIE	PCIE CLK100M SSD N	11 35

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PCH_PM_NET	PCH_45S	PCH_SE	PCH INTRUDER L	11
PCH_PM_NET	PCH_45S	PCH_SE	PCH INTVRMEN L	11
PCH_PM_NET	PCH_45S	PCH_SE	PCH DSWVRMEN	12
PCH_PM_NET	PCH_45S	PCH_SE	PCH SRTCRST L	11
PCH_PM_NET	PCH_45S	PCH_SE	PM RSMRST L	12 66 71
PCH_PM_NET	PCH_45S	PCH_SE	PM SYSRST L	12 19 41 71
PCH_PM_NET	PCH_45S	PCH_SE	PM PCH PWROK	12 19 71 76
PCH_PM_NET	PCH_45S	PCH_SE	PM PCH PWROK	12 19 71 76
PCH_PM_NET	PCH_45S	PCH_SE	PM DSW PWROK	12 41 71
PCH_PM_NET	PCH_45S	PCH_SE	PM PCH SYS PWROK	12 18 19 41 71
PCH_PM_NET	PCH_45S	PCH_SE	PM PWRBTN L	12 18 41
PCH_PM_NET	PCH_45S	PCH_SE	PM THRMTRIP L R	14 42
PCH_PCTE_WAKE	PCH_45S	PCH_SE	PCIE WAKE L	12 34 36 71
PCH_PM_NET	PCH_45S	PCH_SE	PCIE RCIN L	14
PCIE_D2R_SSD	PCIE_85D	PCIE_D2R	PCIE SSD D2R P<3..0>	13 35
PCIE_D2R_SSD	PCIE_85D	PCIE_D2R	PCIE SSD D2R N<3..0>	13 35
PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE SSD R2D C P<3..0>	13 35
PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE SSD R2D C N<3..0>	13 35
PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE SSD R2D P<3..0>	35
PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE SSD R2D N<3..0>	35

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE		PCH Constraints 2	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	113 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	76 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=2x_DIELECTRIC	?
MEM_CMD2CMD	*	=2x_DIELECTRIC	?
MEM_CMD2CTRL	*	=2x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=2x_DIELECTRIC	?
MEM_CLK2CLK	*	=4x_DIELECTRIC	?
MEM_20THERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_20THER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MEM_DATA2SELF	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_DQS2OWNDATA	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CMD	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CTRL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CTRL2CTRL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CLK2CLK	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_20THERMEM	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_20THER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	*	*	MEM_20THER
MEM_*_DQS_*	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CLK	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_*	MEM_*	*	MEM_20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
DQS to cClock matching should be within [CLK-139.73mm] and [CLK-30.48mm].
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.
SOURCE: Double checked with Doc#486985 Chief River SFF Platform DG: Memory Down
SOURCE: Need to re-confirm CRW DG for memory down (Intel not yet provided)

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
MEM_A_CLK0	MEM_72D	MEM_CLK	MEM A CLK P<0> 7 23 27
MEM_A_CLK0	MEM_72D	MEM_CLK	MEM A CLK N<0> 7 23 27
MEM_A_CLK1	MEM_72D	MEM_CLK	MEM A CLK P<1> 7 24 27
MEM_A_CLK1	MEM_72D	MEM_CLK	MEM A CLK N<1> 7 24 27
MEM_A_CNTRL0	MEM_40S	MEM_CTRL	MEM A CKE<0> 7 23 27
MEM_A_CNTRL1	MEM_40S	MEM_CTRL	MEM A CKE<1> 7 24 27
MEM_A_CNTRL0	MEM_40S	MEM_CTRL	MEM A CS L<0> 7 23 27
MEM_A_CNTRL1	MEM_40S	MEM_CTRL	MEM A CS L<1> 7 24 27
MEM_A_CNTRL0	MEM_40S	MEM_CTRL	MEM A ODT<0> 7 23 27
MEM_A_CNTRL1	MEM_40S	MEM_CTRL	MEM A ODT<1> 7 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0> 7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0> 7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L 7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L 7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L 7 23 24 27
MEM_A_DATA_0	MEM_45S	MEM_A_DATA_0	MEM A DQ<7..0> 7 23 24
MEM_A_DATA_1	MEM_45S	MEM_A_DATA_1	MEM A DQ<15..8> 7 23 24
MEM_A_DATA_2	MEM_45S	MEM_A_DATA_2	MEM A DQ<23..16> 7 23 24
MEM_A_DATA_3	MEM_45S	MEM_A_DATA_3	MEM A DQ<31..24> 7 23 24
MEM_A_DATA_4	MEM_45S	MEM_A_DATA_4	MEM A DQ<39..32> 7 23 24
MEM_A_DATA_5	MEM_45S	MEM_A_DATA_5	MEM A DQ<47..40> 7 23 24
MEM_A_DATA_6	MEM_45S	MEM_A_DATA_6	MEM A DQ<55..48> 7 23 24
MEM_A_DATA_7	MEM_45S	MEM_A_DATA_7	MEM A DQ<63..56> 7 23 24
MEM_A_DQS0	MEM_85D	MEM_A_DQS_0	MEM A DQS P<0> 7 23 24
MEM_A_DQS0	MEM_85D	MEM_A_DQS_0	MEM A DQS N<0> 7 23 24
MEM_A_DQS1	MEM_85D	MEM_A_DQS_1	MEM A DQS P<1> 7 23 24
MEM_A_DQS1	MEM_85D	MEM_A_DQS_1	MEM A DQS N<1> 7 23 24
MEM_A_DQS2	MEM_85D	MEM_A_DQS_2	MEM A DQS P<2> 7 23 24
MEM_A_DQS2	MEM_85D	MEM_A_DQS_2	MEM A DQS N<2> 7 23 24
MEM_A_DQS3	MEM_85D	MEM_A_DQS_3	MEM A DQS P<3> 7 23 24
MEM_A_DQS3	MEM_85D	MEM_A_DQS_3	MEM A DQS N<3> 7 23 24
MEM_A_DQS4	MEM_85D	MEM_A_DQS_4	MEM A DQS P<4> 7 23 24
MEM_A_DQS4	MEM_85D	MEM_A_DQS_4	MEM A DQS N<4> 7 23 24
MEM_A_DQS5	MEM_85D	MEM_A_DQS_5	MEM A DQS P<5> 7 23 24
MEM_A_DQS5	MEM_85D	MEM_A_DQS_5	MEM A DQS N<5> 7 23 24
MEM_A_DQS6	MEM_85D	MEM_A_DQS_6	MEM A DQS P<6> 7 23 24
MEM_A_DQS6	MEM_85D	MEM_A_DQS_6	MEM A DQS N<6> 7 23 24
MEM_A_DQS7	MEM_85D	MEM_A_DQS_7	MEM A DQS P<7> 7 23 24
MEM_A_DQS7	MEM_85D	MEM_A_DQS_7	MEM A DQS N<7> 7 23 24
MEM_B_CLK0	MEM_72D	MEM_CLK	MEM B CLK P<0> 7 25 27
MEM_B_CLK0	MEM_72D	MEM_CLK	MEM B CLK N<0> 7 25 27
MEM_B_CLK1	MEM_72D	MEM_CLK	MEM B CLK P<1> 7 26 27
MEM_B_CLK1	MEM_72D	MEM_CLK	MEM B CLK N<1> 7 26 27
MEM_B_CNTRL0	MEM_40S	MEM_CTRL	MEM B CKE<0> 7 25 27
MEM_B_CNTRL1	MEM_40S	MEM_CTRL	MEM B CKE<1> 7 26 27
MEM_B_CNTRL0	MEM_40S	MEM_CTRL	MEM B CS L<0> 7 25 27
MEM_B_CNTRL1	MEM_40S	MEM_CTRL	MEM B CS L<1> 7 26 27
MEM_B_CNTRL0	MEM_40S	MEM_CTRL	MEM B ODT<0> 7 25 27
MEM_B_CNTRL1	MEM_40S	MEM_CTRL	MEM B ODT<1> 7 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0> 7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0> 7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L 7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L 7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L 7 25 26 27
MEM_B_DATA_0	MEM_45S	MEM_B_DATA_0	MEM B DQ<7..0> 7 25 26
MEM_B_DATA_1	MEM_45S	MEM_B_DATA_1	MEM B DQ<15..8> 7 25 26
MEM_B_DATA_2	MEM_45S	MEM_B_DATA_2	MEM B DQ<23..16> 7 25 26
MEM_B_DATA_3	MEM_45S	MEM_B_DATA_3	MEM B DQ<31..24> 7 25 26
MEM_B_DATA_4	MEM_45S	MEM_B_DATA_4	MEM B DQ<39..32> 7 25 26
MEM_B_DATA_5	MEM_45S	MEM_B_DATA_5	MEM B DQ<47..40> 7 25 26
MEM_B_DATA_6	MEM_45S	MEM_B_DATA_6	MEM B DQ<55..48> 7 25 26
MEM_B_DATA_7	MEM_45S	MEM_B_DATA_7	MEM B DQ<63..56> 7 25 26
MEM_B_DQS0	MEM_85D	MEM_B_DQS_0	MEM B DQS P<0> 7 25 26
MEM_B_DQS0	MEM_85D	MEM_B_DQS_0	MEM B DQS N<0> 7 25 26
MEM_B_DQS1	MEM_85D	MEM_B_DQS_1	MEM B DQS P<1> 7 25 26
MEM_B_DQS1	MEM_85D	MEM_B_DQS_1	MEM B DQS N<1> 7 25 26
MEM_B_DQS2	MEM_85D	MEM_B_DQS_2	MEM B DQS P<2> 7 25 26
MEM_B_DQS2	MEM_85D	MEM_B_DQS_2	MEM B DQS N<2> 7 25 26
MEM_B_DQS3	MEM_85D	MEM_B_DQS_3	MEM B DQS P<3> 7 25 26
MEM_B_DQS3	MEM_85D	MEM_B_DQS_3	MEM B DQS N<3> 7 25 26
MEM_B_DQS4	MEM_85D	MEM_B_DQS_4	MEM B DQS P<4> 7 25 26
MEM_B_DQS4	MEM_85D	MEM_B_DQS_4	MEM B DQS N<4> 7 25 26
MEM_B_DQS5	MEM_85D	MEM_B_DQS_5	MEM B DQS P<5> 7 25 26
MEM_B_DQS5	MEM_85D	MEM_B_DQS_5	MEM B DQS N<5> 7 25 26
MEM_B_DQS6	MEM_85D	MEM_B_DQS_6	MEM B DQS P<6> 7 25 26
MEM_B_DQS6	MEM_85D	MEM_B_DQS_6	MEM B DQS N<6> 7 25 26
MEM_B_DQS7	MEM_85D	MEM_B_DQS_7	MEM B DQS P<7> 7 25 26
MEM_B_DQS7	MEM_85D	MEM_B_DQS_7	MEM B DQS N<7> 7 25 26
		MEM_PWR	PP0V75_S3 MEM VREFD0 A 22 23 24 78 74
		MEM_PWR	PP0V75_S3 MEM VREFCA A 22 23 24 78 74
		MEM_PWR	PP1V35_S3 MEM 23 24 25 26 46 69

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
Memory Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	114 OF 118
		SHEET	77 OF 81



DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
TBT_SPI	*	=2X_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

TBT_DP Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
TBTDP_2SAME	*	=3X_DIELECTRIC	?
TBTDP_TXRX	*	=6X_DIELECTRIC	?
TBTDP_2OTHER	*	=4X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
TBTDP_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
TBTDP_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
TBTDP_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTDP_*	=SAME	*	TBTDP_2SAME
TBTDP_R2D	TBTDP_D2R	*	TBTDP_TXRX
TBTDP_*	*	*	TBTDP_2OTHER

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C P<1..0> 28 31 72
	TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C N<1..0> 28 31
	TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D P<1..0> 31
	TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D N<1..0> 31
	DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<1> 28 31
	DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<1> 28 31
	DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<1> 31
	DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<1> 31
	DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML P<1> 31
	DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML N<1> 31
	DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3> 28 31
	DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3> 28 31
	DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<3> 31
	DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<3> 31
	TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<0> 31
	TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<0> 31
	TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R P<0> 28 31
	TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R N<0> 28 31
	TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<1> 31
	TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<1> 31
	TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R P<1> 28 31 72
	TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R N<1> 28 31 72
	TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC P 31
	TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC N 31
	TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C P 28 31
	TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C N 28 31
	TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH P 31
	TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH N 31

	TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C P<1..0> 28 32
	TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C N<1..0> 28 32
	TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D P<1..0> 32
	TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D N<1..0> 32
	DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<1> 28 32
	DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<1> 28 32
	DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<1> 32
	DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML N<1> 32
	DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML P<1> 32
	DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML N<1> 32
	DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<3> 28 32
	DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<3> 28 32
	DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<3> 32
	DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML N<3> 32
	TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<0> 32
	TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<0> 32
	TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R P<0> 28 32
	TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R N<0> 28 32
	TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<1> 32
	TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<1> 32
	TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R P<1> 28 32
	TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R N<1> 28 32
	TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC P 32
	TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC N 32
	TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH C P 28 32
	TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH C N 28 32
	TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH P 32
	TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH N 32

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		DP_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0>
		DP_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0>
		DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C P
		DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C N
	TBT_SPT_CLK	TBT_SPT_45S	TBT_SPT	TBT SPI CLK 28
	TBT_SPT_M0SI	TBT_SPT_45S	TBT_SPT	TBT SPI MOSI 28
	TBT_SPT_MISO	TBT_SPT_45S	TBT_SPT	TBT SPI MISO 28
	TBT_SPT_CS_I	TBT_SPT_45S	TBT_SPT	TBT SPI CS L 28

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
Thunderbolt Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	115 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	78 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
S2_MEM_CLK	S2_MFM_85D	S2_MFM_CLK	MEM_CAM_CLK_P	36 37
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N	36 37
S2_MEM_CTRL	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_CKE	36 37
S2_MEM_CTRL	S2_MFM_45S	S2_MFM_CTRL	MEM_CAM_CS_L	36 37
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_ODT	37
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L	36 37
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L	36 37
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_WE_L	36 37
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_BA<0>	36 37
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_BA<1>	36 37
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_BA<2>	36 37
S2_MEM_DQS0	S2_MFM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>	36 37
S2_MEM_DQS0	S2_MFM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>	36 37
S2_MEM_DQS1	S2_MFM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>	36 37
S2_MEM_DQS1	S2_MFM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>	36 37
S2_MEM_DATA_0	S2_MFM_45S	S2_MFM_DATA0	MEM_CAM_DM<0>	36 37
S2_MEM_DATA_1	S2_MFM_45S	S2_MFM_DATA1	MEM_CAM_DM<1>	36 37
S2_MEM_A	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>	36 37
S2_MEM_DATA_0	S2_MFM_45S	S2_MFM_DATA0	MEM_CAM_DQ<7..0>	36 37
S2_MEM_DATA_1	S2_MFM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15..8>	36 37
MIPI_DATA_S2	MIPT_85D	MIPI_DATA	MIPI_DATA_P	36 37
MIPI_DATA_S2	MIPT_85D	MIPI_DATA	MIPI_DATA_N	36 37
MIPI_DATA	MIPT_85D	MIPI_DATA	MIPI_DATA_CONN_P	37 71
MIPI_DATA	MIPT_85D	MIPI_DATA	MIPI_DATA_CONN_N	37 71
MIPI_CLK_S2	MIPT_85D	CLK_MIPI	MIPI_CLK_P	36 37
MIPI_CLK_S2	MIPT_85D	CLK_MIPI	MIPI_CLK_N	36 37
MIPI_CLK	MIPT_85D	CLK_MIPI	MIPI_CLK_CONN_P	37 71
MIPI_CLK	MIPT_85D	CLK_MIPI	MIPI_CLK_CONN_N	37 71
S2_MEM_PWR		S2_MEM_PWR	PP1V35_CAM	36 37
S2_MEM_PWR		S2_MEM_PWR	PP0V675_CAM_VREF	36 37
S2_MEM_PWR		S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA	37
S2_MEM_PWR		S2_MEM_PWR	PP0V675_MEM_CAM_VREFDQ	37

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_20THER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?
MIPICKL_20THER	*	=70X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_20THER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICKL_20THER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?
S2_DQS20WNDATA	*	=2X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?
S2_20THERMEM	*	=4X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?
S2MEM_20THER	*	=6X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_DQS20WNDATA	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CMD	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CTRL2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_20THERMEM	TOP,BOTTOM	=6X_DIELECTRIC	?
S2MEM_2PWR	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2GND	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_20THER	TOP,BOTTOM	=10X_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_20THER
S2_MEM_DQS*	*	*	S2MEM_20THER
S2_MEM_CMD	*	*	S2MEM_20THER
S2_MEM_CTRL	*	*	S2MEM_20THER
S2_MEM_CLK	*	*	S2MEM_20THER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS20WNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS20WNDATA

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

SYNC_MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
Camera Constraints			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH <BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE 116 OF 118	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET 79 OF 81	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



87654321

D

D

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_2_S3_SCL	SMB_45S	SMR	SMBUS_SMC_2_S3_SCL	39 41 44 71
SMBUS_SMC_2_S3_SDA	SMB_45S	SMR	SMBUS_SMC_2_S3_SDA	39 41 44 71
SMBUS_SMC_1_S0_SCL	SMB_45S	SMR	SMBUS_SMC_1_S0_SCL	41 44 48
SMBUS_SMC_1_S0_SDA	SMB_45S	SMR	SMBUS_SMC_1_S0_SDA	41 44 48
SMBUS_SMC_0_S0_SCL	SMB_45S	SMR	SMBUS_SMC_0_S0_SCL	37 41 44 48 71
SMBUS_SMC_0_S0_SDA	SMB_45S	SMR	SMBUS_SMC_0_S0_SDA	37 41 44 48 71
SMBUS_SMC_5_SCL	SMB_45S	SMR	SMBUS_SMC_5_g3_SCL	41 44 56 57 71
SMBUS_SMC_5_SDA	SMB_45S	SMR	SMBUS_SMC_5_g3_SDA	41 44 56 57 71
SMBUS_SMC_3_SCL	SMB_45S	SMR	NC SMBUS_SMC_3_SCL	41 43
SMBUS_SMC_3_SDA	SMB_45S	SMR	NC SMBUS_SMC_3_SDA	41 43

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1T01_DIEFPATR		CHGR_CSI_P	57
	1T01_DIEFPATR		CHGR_CSI_N	57
CHGR_CS0	1T01_DIEFPATR		CHGR_CS0_P	57
	1T01_DIEFPATR		CHGR_CS0_N	57

C

C

B

B

A

A

87654321

SYNC_MASTER=SIDLE_J45

SYNC_DATE=12/10/2012

PAGE_TITLE

SMC Constraints

Apple Inc.

DRAWING_NUMBER<SCH_NUM>D

REVISION<E4LABEL>

BRANCH<BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE117 OF 118

SHEET80 OF 81

